|
|
2d603269dd
|
cpu/stm32gx: disable hsi only if unused
|
2020-10-20 14:29:11 +02:00 |
|
|
|
20894e47a6
|
cpu: boards: stm32gx: use IS_ACTIVE macro for clock config
|
2020-10-20 14:29:11 +02:00 |
|
|
|
a96ca57f66
|
cpu/stm32gx: remove useless LSE clock initialization
|
2020-10-20 14:29:11 +02:00 |
|
|
|
d78a316139
|
cpu: boards: stm32gx: compile code for all possible clock modes
|
2020-10-20 14:29:11 +02:00 |
|
|
|
d1724d6718
|
cpu/stm32l4: correctly handle clock freq > 80MHz
|
2020-10-20 11:37:46 +02:00 |
|
|
|
00ea7ffa55
|
cpu/stm32l4wb: cleanup clock initialization
|
2020-10-20 11:37:46 +02:00 |
|
|
|
d7d5d9d651
|
boards/stm32l4: extend clock configuration
- add PLLQ default value
- better tune default PLLM value depending on HSE value
- ensure CLOCK_PLL_SRC is always defined
|
2020-10-20 11:37:45 +02:00 |
|
|
|
b11d65ab70
|
cpu/stm32l4: enable PLLQ as 48MHz source if possible
|
2020-10-20 11:37:45 +02:00 |
|
|
|
e51279b228
|
cpu/stm32l0: fix clk control register reset
on stm32l011, RCC_CR_CSSON is not defined
|
2020-10-15 16:24:33 +02:00 |
|
|
|
044acf1175
|
cpu/stm32: enable power overdrive on f4 and f7
This is only enabled if the HCLK clock is above 168MHz on F4 and 180MHz on f7
|
2020-10-14 13:36:20 +02:00 |
|
|
|
0d786e3dbb
|
cpu: boards: stm32f2/f4/f7: rework clock configuration and init
|
2020-10-06 16:10:05 +02:00 |
|
|
|
da9168c652
|
cpu/stm32: rename stmclk_fx to stmclk_f2f4f7
This commit also removes all f0/f1/f3 specific code from this file
|
2020-09-24 11:27:24 +02:00 |
|
|
|
042a550f0d
|
boards: cpu: stm32f1/f3: rework clock configuration and init
|
2020-09-24 11:27:24 +02:00 |
|
|
|
c14d7ec7db
|
cpu/stm32l0l1: refactor clock initialization sequence
|
2020-09-22 22:30:20 +02:00 |
|
|
|
425a2f69a2
|
cpu/stm32l0l1: ensure PLL is enabled when required
PLL is required for the 48MHz output used by HWRNG and also when it's used as system clock
|
2020-09-22 22:30:20 +02:00 |
|
|
|
8ac1909ea3
|
cpu: boards: stm32l0l1: use IS_ACTIVE where possible in stmclk
|
2020-09-22 22:30:19 +02:00 |
|
|
|
23117a844e
|
boards: cpu: stm32l0: rework clock configuration
|
2020-09-22 22:30:19 +02:00 |
|
|
|
4e235b8e76
|
cpu/stm32l4wb: fix APBx bitfields for divider factor 2
|
2020-09-09 15:59:38 +02:00 |
|
Francisco
|
adb0bcab47
|
Merge pull request #14866 from aabadie/pr/boards/stm32l4wb_clock_kconfig
boards: cpu: stm32l4/wb: rework clock configuration and initialization
|
2020-09-09 09:35:29 +02:00 |
|
|
|
9dd20c0ccb
|
cpu: boards: stm32l4/wb: use IS_USED for clock where possible
|
2020-09-08 18:42:42 +02:00 |
|
|
|
0745cc4a99
|
cpu: boards: smt32l4: rework clock configuration
|
2020-09-08 18:42:41 +02:00 |
|
|
|
7c923da0c8
|
cpu/stm32: split f0 clock initialization in separate file
|
2020-09-08 16:03:44 +02:00 |
|
|
|
a1038aa70e
|
cpu: boards: stm32g4: improve clock configuration
|
2020-08-25 12:55:16 +02:00 |
|
|
|
84bbee784d
|
cpu/stm32: add transition phase when raising +80MHz clock
|
2020-08-24 15:42:13 +02:00 |
|
|
|
dada52ecd2
|
cpu/stm32: add stm32g0 support
|
2020-07-21 12:45:25 +02:00 |
|
|
|
f546c6238b
|
cpu/stm32: add support for stm32g4
|
2020-06-19 14:18:17 +02:00 |
|
|
|
7bfdd7718f
|
cpu/stm32: introduce CPU_FAM_SHORT variable
This variable contains the short cpu family name: f1, f2, etc.
|
2020-05-26 12:27:12 +02:00 |
|
|
|
63a79ae6e4
|
cpu/stm32: move stmclk in its own module, remove useless ifdefs
|
2020-05-22 21:21:08 +02:00 |
|
