RIOT-OS/RIOT
RIOT-OS/RIOT
1
0
Fork 0
mirror of https://github.com/RIOT-OS/RIOT.git synced 2025-01-18 12:52:44 +01:00
Code Releases Activity
27,225 Commits 40 Branches 189 Tags 262 MiB
3db895a932
Commit Graph

5109 Commits

Author SHA1 Message Date
Francisco Molina
085665ff23
cpu/efm32/Makefile.features: fix typo 2020-02-11 22:46:51 +01:00
Francisco Molina
95f8de8030
cpu/efm32: move dependency resolution to makefile.dep 2020-02-11 22:46:48 +01:00
Dylan Laduranty
03b6658721
Merge pull request #13313 from benpicco/samd21-asf 
cpu/sam0_common: update samd21 vendor files to version 1.3.395
 2020-02-11 21:50:56 +01:00
Alexandre Abadie
3ac25c3ac9
Merge pull request #12556 from bergzand/wip/stusbdev 
stm32_common: Add USB OTG FS/HS usbdev peripheral driver
 2020-02-11 20:39:46 +01:00
benpicco
de89f3a459
Merge pull request #13319 from maribu/avr-reboot 
cpu/atmega_common: Fix reboot issues
 2020-02-11 17:18:12 +01:00
Koen Zandberg
bd844435af
stm32: Add dw USB OTG FS usbdev driver 2020-02-11 15:50:18 +01:00
benpicco
628aa1197e
Merge pull request #13331 from btcven/2020_02_10-sram-size 
cc26x2_cc13x2: use correct RAM value
 2020-02-11 15:43:38 +01:00
Benjamin Valentin
ceee5b1809 cpu/lpc2387: don't define interrupt stack size in linkerscript 
Define the interrupt stacks in C code like it is done for Cortex-M.
 2020-02-11 15:39:34 +01:00
Koen Zandberg
c30df3cac9
Merge pull request #7572 from kaspar030/zptr 
core: add pointer compression header
 2020-02-11 15:25:24 +01:00
benpicco
33291ad675
Merge pull request #13306 from fjmolinas/pr_samr21_use_xosc 
boards/sam[r/d]21-xpro: prefer XOSC32K for RTC/RTT (GCLK2)
 2020-02-11 15:18:36 +01:00
Kaspar Schleiser
bbf274aecc cpu/kinetis: immediately convert shell expansion of RAM_BASE_ADDR 2020-02-11 13:59:59 +01:00
Kaspar Schleiser
496ae49692
Merge pull request #13091 from bergzand/pr/mpu/enable_once 
cortexm_common/mpu: Only enable during low low level init
 2020-02-11 11:11:13 +01:00
Jean Pierre Dudey
de50518146
cc26x2_cc13x2: use correct RAM value 
Previous value was 20 K, now it's 80 K. The older family of these MCUs
(cc13x0, cc26x0) had that size, currently for cc13x2 and cc26x2 it's
80 K.

Signed-off-by: Jean Pierre Dudey <jeandudey@hotmail.com>
 2020-02-10 18:38:15 -05:00
Benjamin Valentin
9f4920329b cpu/lpc2387: clear BODR if POR is set 
From the data sheet:

> **Note:** Only in case when a reset occurs and the POR = 0, the BODR bit
indicates if the V DD(DCDC)(3V3) voltage was below 2.6 V or not.

So the value of BODR is undefined if POR is set.
Clear it to bring it to a defined state.
 2020-02-10 23:04:47 +01:00
Benjamin Valentin
76e19602a2 cpu/lpc2387: rename cpu_woke_from_backup() 
The function would always return `true` after early boot, so it
is not very useful for applications.

Now it will only (but always) return true when we woke from Deep Sleep
*after* early boot. This makes it behave the same ways as the function
of the same name on SAME54.

Rename the existing function to cpu_backup_ram_is_initialized() to better
match it's semantics.
 2020-02-10 23:04:47 +01:00
Benjamin Valentin
64107dd3a9 cpu/lpc2387: rtc: only initialize RTC after cold boot or external reset 
On the MCB2388 plugging the power will result in both the POR and EXTR
bit being set.
Not sure if this is a property of the board, but it means RTC is also
reset after programming, so it behaves just like Backup RAM.

If we woke from Deep Sleep the POR bit will be cleared, so the RTC is not
reset.
 2020-02-10 23:04:47 +01:00
Benjamin Valentin
80dde82c86 cpu/lpc2387: clear POR bit if we woke from Deep Sleep 
RSIR is 0x1 (POR) if we woke from Deep Sleep.
This makes it hard to distinguish between real power-on and waking from
Deep Sleep, which is why the Backup RAM signature was introduced.

However, calling cpu_woke_from_backup() a second time will always return
true, as the signature will have been set up by early boot then.

Thus, clear the POR bit if the signature was already in place.
The result is:

	RSIR == 0 -> woke from sleep
	RSIR == 1 -> cold boot
 2020-02-10 23:04:46 +01:00
Benjamin Valentin
6dbbc8f33a cpu/lpc2387: rtc: remove _rtc_set() 
Calling localtime() adds considerable overhead.
There are easier ways to set the date to 1970.

For tests/periph_rtc this results in this ROM change:

master:

   text    data     bss     dec     hex
  31328     240   98064  129632   1fa60

with this patch:

   text    data     bss     dec     hex
  20036     140   98168  118344   1ce48
 2020-02-10 23:04:46 +01:00
Francisco
e2dc125fb3
Merge pull request #13308 from maribu/atmega_state_cleanup 
cpu/atmega_common: Cleanup state flags
 2020-02-10 17:37:24 +01:00
Marian Buschsieweke
60ee8cd513
cpu/atmega_common: Fix pm_reboot with LTO 
The reboot process for ATmegas is to enable the watchdog timer and loop until
the wdt reboots this MCU. However, this reboot will keep the wdt configuration,
so that the wdt needs to be disabled during boot. This is done in get_mcusr,
but without the attribute "used" it will be optimized out in LTO builds. This
commits adds the attribute "used" to get_mcusr.

Also simplified the backward compatibility with older ATmegas (currently not
supported by RIOT) on outdated versions of avrlibc.
 2020-02-10 17:08:09 +01:00
benpicco
b44cf48a87
Merge pull request #13246 from benpicco/lpc23xx-spi 
cpu/lpc2387: make SPI configurable
 2020-02-10 17:01:41 +01:00
Benjamin Valentin
13e578bc84 cpu/lpc2387: implement periph/adc 
lpc23xx has a 10 bit ADC with up to 8 channels.

The ADC should be clocked at 4.5 MHz or less, so it uses
(72MHz CCLK / 8) / 2.
 2020-02-10 13:25:26 +01:00
Benjamin Valentin
e03780c8ca cpu/sam0_common: update samd21 vendor files to version 1.3.395 
This release adds EXTINT defines compatible with later versions of
the sam0 series of MCUs.
 2020-02-08 03:28:14 +01:00
Dylan Laduranty
b5bb846d3a
Merge pull request #13312 from benpicco/cpu/sam0-vendor_cleanup 
cpu/sam0_common: use vendor provided MCU header dispatch
 2020-02-07 20:33:45 +01:00
Francisco Molina
238d56e474
cpu/samd21/cpu: reset GCLK before configuring them 2020-02-07 16:11:42 +01:00
Francisco Molina
2e542a2488
cpu/samd21: cleanup XOSC32K initialization 2020-02-07 15:54:56 +01:00
Francisco Molina
9ab22b6926
cpu/samd21: add GEN3_ULP32K selector 2020-02-07 15:53:32 +01:00
benpicco
dfcf155aa6
Merge pull request #13311 from benpicco/cpu/samr21-asf 
cpu/sam0_common: update samr21 vendor files to version 1.1.72
 2020-02-07 13:06:11 +01:00
Benjamin Valentin
b0078b1a98 cpu/sam0_common: update samr21 vendor files to version 1.1.72 
This release adds EXTINT defines compatible with later versions of
the sam0 series of MCUs.
 2020-02-07 12:14:45 +01:00
benpicco
66c7c63c94
Merge pull request #13061 from gschorcht/cpu/esp32/rtc_xtal_32k 
cpu/esp32: allow external 32 kHz crystal for the RTC hardware timer
 2020-02-07 10:24:22 +01:00
Gunar Schorcht
4c0cfdcc8e cpu/esp32: allow external 32 kHz crystal for RTC 2020-02-07 00:46:16 +01:00
Benjamin Valentin
bd1953dd80 cpu/sam0_common: use vendor files to dispatch MCU headers 
Instead of manually re-creating the files from ASF, just use
the vendor provided dispatch headers and ease the maintainance
burden.
 2020-02-06 19:52:05 +01:00
Benjamin Valentin
fd793b8917 cpu/samd51: add common header file from ASF 
Somehow I forgot to commit this.
 2020-02-06 19:49:50 +01:00
benpicco
24fb7a9aae
Merge pull request #12933 from maribu/atmega_pcint_cleanup 
cpu/atmega_common/periph/gpio: Clean up PCINT support
 2020-02-06 18:29:15 +01:00
Marian Buschsieweke
1879f58512
cpu/atmega_common: Cleanup state flags 
- Use one byte of RAM to track both IRQ and UART TX state
- Fix incorrect use of volatile
 2020-02-06 15:41:41 +01:00
Kaspar Schleiser
0cb13186cc cpu/atmega32u4: remove obsolete -DCOREIF_NG=1 2020-02-05 15:08:13 +01:00
benpicco
9b33e1ca92
Merge pull request #13271 from kfessel/patch-shed 
core/sched: sched.h: remove not needed bitarithm include to avoid conflict
 2020-02-05 14:44:08 +01:00
Karl Fessel
4445faaa3a core/shed: remove not needed bitarithm include add missing 
bitarithm.h is not needed for the interface of shed but may cause conflicts
due to different definitions of SETBIT and CLRBIT

common implementations are: (value, offset) xor (value, mask) bitarithm
implements the later

frac.c and nrf52/usbdev.c use bitarithm.h but where missing the include

sam0/rtt.c defined a bit using mask from bitarithm,
changed that to the soulution used in sam0/rtc.c
 2020-02-05 12:45:29 +01:00
Benjamin Valentin
38b6ee56f3 cpu/sam0: use defines for GCLK IDs 
Give the clocks explicit names to better identify their meaning.
 2020-02-04 21:16:54 +01:00
Benjamin Valentin
df33ffd0d3 cpu/samd21: only configure one 32kHz GCLK 
Use the same 32 kHz GCLK to feed the PLL and the RTT, etc.
 2020-02-04 21:16:54 +01:00
Benjamin Valentin
1496149bba cpu/sam0: don't hard-code peripheral clocks 
Instead of hard-coding the peripheral clocks to CLOCK_CORECLOCK
introduce helper functions to return the frequency of the individual
GCLKs and use those for baud-rate calculations.

This requires the GCLK to be part of the peripheral's config struct.
While this is already the case for most peripherals, this also adds
it for those where it wasn't used before.

As it defaults to 0 (CLOCK_CORECLOCK) no change is to be expected.
 2020-02-04 21:06:21 +01:00
Benjamin Valentin
a51d167a43 cpu/sam0: use GCLK ID instead of bitmask 
To simplify board definitions and for unification between samd2x and
newer models, don't use the GCLK bitmask in board definitions.
Instead use the GCLK index and generate the bitmask when needed.
 2020-02-04 21:06:21 +01:00
benpicco
4fb2770fe8
Merge pull request #13279 from benpicco/cc430-rtc-cleanup 
cpu/cc430: rtc: remove dead code
 2020-02-04 16:56:44 +01:00
Benjamin Valentin
5d96bcf0a0 cpu/cc13x2: fix leftover from cc26x2_cc13x2 rename 
A files was forgotten to move and one doxygen group was not renamed.
 2020-02-04 14:37:43 +01:00
Benjamin Valentin
1155172106 cpu/cc430: rtc: remove dead code 
The commented-out block does provide no value and is confusing
when using `grep`.
 2020-02-04 13:20:56 +01:00
benpicco
cc90a896c7
Merge pull request #13166 from jeandudey/2020_01_19-cc26x2-cc13x2 
cpu/cc13x2: rename cpu to cc26x2_cc13x2.
 2020-02-04 11:45:59 +01:00
Gunar Schorcht
668e05ed4f cpu/atmega: fix PWM compilation error with NDEBUG 
When NDEBUG macro is defined during compilation, the assert macro produces empty code. The dev parameter is then unused.
 2020-02-03 00:14:32 +01:00
benpicco
5d1bf26f0c
Merge pull request #13076 from gschorcht/boards/esp32/ttgo_t_beam_gps 
boards/esp32: enable GPS module on ESP32 TTGO T-Beam V1.0
 2020-02-01 23:25:55 +01:00
Gunar Schorcht
3208207ec5 cpu/esp32: change order of board and periph init 
To be able to access periphals to initialize board specific hardware, the board_init function has to be called after periph_init.
 2020-02-01 16:12:05 +01:00
Benjamin Valentin
3f01f4b183 cpu/lpc2387: make periph/spi configurable 2020-01-31 12:01:09 +01:00
benpicco
d48471a120
Merge pull request #12967 from gschorcht/pkg/lwip/fix_esp_wifi 
cpu/esp*: remove dependencies on GNRC for ESP network device drivers
 2020-01-31 10:38:08 +01:00
benpicco
cdb427b760
Merge pull request #12475 from francois-berder/wifire-gpio-refactor 
cpu: mips_pic32_common: Refactor GPIO peripheral
 2020-01-31 09:46:57 +01:00
Gunar Schorcht
208174a006 cpu/esp_common/esp_now: consistent netif thread naming 2020-01-31 09:32:23 +01:00
Gunar Schorcht
e4be9b4b36 cpu/esp8266/esp_wifi: move gnrc specific code to separate file 2020-01-31 09:32:23 +01:00
Gunar Schorcht
058c710cba cpu/esp8266/esp_wifi: remove gnrc specific code 2020-01-31 09:32:23 +01:00
Gunar Schorcht
0a5ab84363 cpu/esp32/esp_wifi: move gnrc specific code to separate file 2020-01-31 09:32:23 +01:00
Gunar Schorcht
845411e4d3 cpu/esp32/esp_wifi: remove gnrc specific code 2020-01-31 09:32:23 +01:00
Gunar Schorcht
fc0845b09c cpu/esp32/esp_eth: move gnrc specific code to separate file 2020-01-31 09:32:23 +01:00
Gunar Schorcht
ace3107975 cpu/esp32/esp_eth: remove gnrc specific code 2020-01-31 09:32:23 +01:00
Gunar Schorcht
f14c4c8c2f cpu/esp32: remove static dependency from gnrc 2020-01-31 09:32:23 +01:00
Benjamin Valentin
a0d188fd6b cpu/lpc2387: convert periph/spi to struct based operation 2020-01-31 08:55:29 +01:00
benpicco
57db6b7313
Merge pull request #13059 from gschorcht/cpu/esp32/fix_xtal_freq 
cpu/esp32: activate automatic XTAL detection
 2020-01-31 08:36:28 +01:00
Martine Lenders
8d749dc024
Merge pull request #13148 from chrysn-pull-requests/usb-default-vidpid 
USB: Use default VID/PID for RIOT-included peripherals
 2020-01-30 17:37:52 +01:00
Martine Lenders
3d4977cca1
Merge pull request #13232 from kfessel/master 
cpu/stm32/eth: Use luid_get_eui48 to generate local, non group EUI
 2020-01-30 17:37:25 +01:00
chrysn
e65f3f372b USB VID/PID: Set whitelist define for internals that use usb.h 
This list is probably incomplete as it was created experimentally.
 2020-01-30 15:04:10 +01:00
Alexandre Abadie
05b409c85d
Merge pull request #13239 from gschorcht/periph/i2c/fix_ndebug 
cpu: fix I2C compilation problems with NDEBUG for several CPUs
 2020-01-30 13:03:16 +01:00
Gunar Schorcht
4911868746 cpu/cc26x0: fix I2C compilation error with NDEBUG 
When NDEBUG macro is defined during compilation, the assert macro produces empty code. The dev parameter is then unused.
 2020-01-30 11:57:56 +01:00
Gunar Schorcht
42db6861e1 cpu/cc2538: fix I2C compilation error with NDEBUG 
When NDEBUG macro is defined during compilation, the assert macro produces empty code. The dev parameter is then unused.
 2020-01-30 11:57:36 +01:00
Gunar Schorcht
2051167176 cpu/atmega: fix I2C compilation error with NDEBUG 
When NDEBUG macro is defined during compilation, the assert macro produces empty code. The dev parameter is then unused.
 2020-01-30 11:46:31 +01:00
Alexandre Abadie
596d02387f
Merge pull request #13229 from nmeum/pr/hifive_link_fix 
fe310: fix power management configuration
 2020-01-30 11:23:37 +01:00
Sören Tempel
bd2f5fe110 fe310: fix power management configuration 2020-01-30 10:43:01 +01:00
Benjamin Valentin
c24fb242ef cpu/lpc2387: rtc: set rtc callback arg 
`_cb_arg` was never set, it was simply ignored in `rtc_set_alarm()`.
The fix is trivial: just set `_cb_arg` to the assigned argument.
 2020-01-29 19:49:18 +01:00
Karl Fessel
b4b9ffe362 cpu/stm32/eth: luid_get_eui48 match type information 
changed type of hwaddr to eui48
moved hwaddr declaration  where it is needed
 2020-01-29 16:58:36 +01:00
Karl Fessel
7483826356 cpu/stm32/eth: Use luid_get_eui48 to generate local, non group EUI 
luid_get may generate non compliant EUI (MAC-address) luid_get_eui48
fixes that.
 2020-01-29 15:57:54 +01:00
Gunar Schorcht
ddd7cb0a7d
Merge pull request #12898 from aabadie/pr/cpu/dependencies_cleanup 
cpu: move cpu level dependencies in dedicated Makefile.dep files
 2020-01-28 17:57:02 +01:00
Sebastian Meiling
91cff05a15 doc: use @name for doxygen groups 2020-01-28 15:46:09 +01:00
Sebastian Meiling
2eae1952f7 doc: fix doxygen groups for atmega cpus 2020-01-28 15:44:29 +01:00
Alexandre Abadie
e969b2fcd5
cpu/atmega_common: move common dependencies 2020-01-28 13:20:53 +01:00
Alexandre Abadie
9b7f06034e
cpu/efm32: move some dependencies to Makefile.dep 2020-01-28 13:20:52 +01:00
Alexandre Abadie
90e10d3009
cpu/atmega_common: move avr-libc-extra dependency to Makefile.dep 2020-01-28 13:20:52 +01:00
Alexandre Abadie
3869397ed3
cpu/fe310: move dependencies to Makefile.dep 2020-01-28 13:20:52 +01:00
Alexandre Abadie
32525b7728
cpu/lpc1768: move dependencies to Makefile.dep 2020-01-28 13:20:52 +01:00
Alexandre Abadie
98780ea023
cpu/armv7: move dependencies to Makefile.dep 2020-01-28 13:20:52 +01:00
Alexandre Abadie
1ae5a08ec7
cpu/cc26xx_cc13xx: move dependencies to Makefile.dep 2020-01-28 13:20:52 +01:00
Alexandre Abadie
6d46621610
cpu/msp430: move dependencies to Makefile.dep 2020-01-28 13:20:51 +01:00
Alexandre Abadie
e3b3ea0403
cpu/mips*: move dependencies to Makefile.dep 
This commit also removes not needed use of export
 2020-01-28 13:20:51 +01:00
Alexandre Abadie
66d903c209
cpu/nrf5x: move dependencies to Makefile.dep 2020-01-28 13:18:39 +01:00
Alexandre Abadie
925445d0ff
cpu/sam0: factorize dependencies in Makefile.dep 2020-01-28 13:18:39 +01:00
Alexandre Abadie
a32c1074ad
cpu/stm32: move all dependencies to Makefile.dep 2020-01-28 13:18:39 +01:00
Sebastian Meiling
32f1178ff0 native: fix c11_atomic sizes on FreeBSD 
There is size difference for atomic_int_fast8 and atomiic_uint_fast8
on FreeBSD, i.e., they match uint32_t with size of 4 bytes instead of
uint8_t with size of 8. Hence, tests/c11_atomics_cpp_compat buildtest
fails on FreeBSD.
 2020-01-23 13:23:02 +01:00
Alexandre Abadie
309995513e
Merge pull request #13181 from fjmolinas/pr_efm32_series1_rtc_normalize 
cpu/efm32/periph/rtc_series1: normalize time
 2020-01-22 19:07:13 +01:00
Kaspar Schleiser
65f0391b1e
Merge pull request #13184 from nmeum/pr/ssp_feature 
Add CPU feature for stack smash protections
 2020-01-22 16:47:08 +01:00
Sören Tempel
5ef5ab7e4b Add CPU feature for stack smash protections 2020-01-22 15:59:02 +01:00
Francisco Molina
e700a78cd3 cpu/efm32/periph/rtc_series1: normalize time 2020-01-22 10:03:49 +01:00
Jose Alamos
709c1aac30 Kconfig: Expose NRF802154 configurations 2020-01-21 11:29:00 +01:00
Jose Alamos
f652564eb1 nrf802154: implement CCA 2020-01-21 11:06:20 +01:00
Jose Alamos
09c79f07e7 nrf802154: use correct ED_RSSIOFFS sign 2020-01-21 11:06:20 +01:00
Jean Pierre Dudey
a73f3809cc
cpu/cc13x2: rename cc13x2 cpu to cc26x2_cc13x2 
The CC26x2 and CC13x2 share the same register definitions, and both are
treated equally in the TI's technical reference manual. [1]

- To avoid confusions in the future I renamed it to `cc26x2_cc13x2`.
- Documentation was updated.
- The `cc1312-launchpad` board that uses the `cc13x2` MCU was updated.
- The `cc1352-launchpad` board that uses the `cc13x2` MCU was updated.

[1]: https://www.ti.com/lit/ug/swcu185d/swcu185d.pdf

Signed-off-by: Jean Pierre Dudey <jeandudey@hotmail.com>
 2020-01-20 09:31:48 -05:00
benpicco
24559ed3ea
Merge pull request #13142 from gschorcht/cpu/esp32/fix_compilation_esp_gdb 
cpu/esp32: fix compilation when esp_gdb is enabled
 2020-01-17 13:07:48 +01:00
Gunar Schorcht
20835aecd9 cpu/esp32: fix compilation when esp_gdb is enabled 2020-01-16 14:27:18 +01:00
Gunar Schorcht
416e8ce8e6 cpu/esp32: fix C linkage compilatio error 
With the new toolchain version required to fix issue #13133, the compilation of `examples/posix_socket` fails due to a C linkage error in `atomic_base.h`. The reason is that including `drivers/include/mtd.h` in `boards/esp32/board_common.h` inside the `extern C` block finally leads to including `atomic_base.h` inside the `extern C` block which in turn to the C linkage error for the template definitions in this file.
 2020-01-16 13:03:49 +01:00
benpicco
3672502f6f
Merge pull request #12998 from gschorcht/cpu/esp/common_sdk_log_output 
cpu/esp: cleanup of ESP SDK log outputs
 2020-01-15 15:08:02 +01:00
benpicco
da703b9a5b
Merge pull request #11116 from niziak/stm32f030cc 
cpu/stm32f0: Add support for stm32f030cc CPU
 2020-01-15 14:49:17 +01:00
Alexandre Abadie
76b9cfb677
Merge pull request #12973 from fjmolinas/pr_atmega_tx_isr 
cpu/atmega_common/periph/uart: use TX_ISR to check TX end
 2020-01-15 11:51:22 +01:00
Francisco Molina
70c6df9330 cpu/atmega_common/periph/uart: use TX_ISR to check TX end 
For atmega boards a TX has not actually completed until UDRn is empty
as well as the Transmit Shift Register.

To avoid resetting an UART before a TX has completed we use the TXCn
flash and ISR to set a variables that indicates TX is ongoing. This
allows not reseting the UART while there are ongoing TX pending.

This fixes an issue where part of the last byte is not shifted out
of the TX shift register causing rubish on the first TX following an
uart_init.
 2020-01-15 10:02:40 +01:00
Bas Stottelaar
0e3480e3f0 cpu/efm32: fix incorrect ADC status register 
The ADC_STATUS_SINGLEACT indicates that an operation is active, while
the ADC_STATUS_SINGLEDV indicates that data is valid.

This fixes ADC returning values of unfinished reads.
 2020-01-14 22:44:54 +01:00
Martine Lenders
7430ea98ed
Merge pull request #13096 from nmeum/pr/fix_asan_target 
boards/native: fix all-asan Makefile target
 2020-01-14 13:43:22 +01:00
Francisco
f76f7c73ce
Merge pull request #12957 from aabadie/pr/cpu/fe310_spi 
cpu/fe310: add spi peripheral driver
 2020-01-14 10:54:47 +01:00
Francisco
a6cf5cf3f9
Merge pull request #12946 from aabadie/pr/cpu/fe310_i2c 
cpu/fe310: add i2c peripheral driver
 2020-01-14 10:20:11 +01:00
Francisco
1977423e9b
Merge pull request #13048 from maribu/adc-int32_t 
periph/adc: Change return type of `adc_sample()` to `int32_t`
 2020-01-13 12:56:09 +01:00
MichelRottleuthner
53cb3b087c
Merge pull request #9530 from Hyungsin/forupstream_xtimer 
sys: xtimer concurrency/robustness improvement
 2020-01-13 08:24:15 +01:00
Sören Tempel
e2b8231796 boards/native: fix crash with all-asan 
Without this change a RIOT application compiled with all-asan will
segfault as RIOT provides its own malloc by default. Add a define for
disabling custom malloc, calloc and realloc implementations and use it
when compiling with all-asan.
 2020-01-12 16:17:48 +01:00
Koen Zandberg
c1cd286ec5
mpu: remove harmful assertion 2020-01-11 13:37:20 +01:00
Koen Zandberg
88bdf166ec
cortexm_common: Enable the mpu only in the low level init 2020-01-11 13:36:23 +01:00
benpicco
ab246a853d
Merge pull request #13004 from gschorcht/cpu/esp/lwip_default_esp_wifi 
cpu/esp*: esp_wifi used as default netdev for lwip
 2020-01-11 13:16:40 +01:00
Tristan Bruns
532cdc64ff
cpu/fe310: implement SPI 2020-01-11 13:06:39 +01:00
Alexandre Abadie
298d573280
cpu/fe310: provide i2c driver 2020-01-11 13:06:10 +01:00
Hyungsin
6eed5b9d43 remove XTIMER_OVERHEAD 2020-01-10 13:22:11 -08:00
Hyungsin
8661205c6d cpu/esp32: reflecting xtimer's member change 2020-01-10 13:21:33 -08:00
Alexandre Abadie
a953b74bc7
cpu/fe310: restore flash initialization in cpu_init 2020-01-10 16:51:10 +01:00
Alexandre Abadie
3f29eb9efb
cpu/fe310: use CLOCK_CORECLOCK macro to get cpu freq 2020-01-10 16:41:33 +01:00
Alexandre Abadie
fc911bf6c5
cpu/fe310: rework clock initialization 2020-01-10 16:41:33 +01:00
Alexandre Abadie
97e1c7ba7e
cpu/fe310: reorganize files and includes 2020-01-10 16:41:33 +01:00
Marian Buschsieweke
fabbae8b05
cpu/stm32l1/periph: adc_sample() now returns int32_t 2020-01-10 14:13:16 +01:00
Marian Buschsieweke
b3c8339c2c
cpu/stm32l4/periph: adc_sample() now returns int32_t 2020-01-10 14:13:16 +01:00
Marian Buschsieweke
cff0d4033e
cpu/stm32l0/periph: adc_sample() now returns int32_t 2020-01-10 14:13:15 +01:00
Marian Buschsieweke
eaf2eeaf84
cpu/stm32f4/periph: adc_sample() now returns int32_t 2020-01-10 14:13:15 +01:00
Marian Buschsieweke
7dbd9e3e56
cpu/stm32f2/periph: adc_sample() now returns int32_t 2020-01-10 14:13:15 +01:00
Marian Buschsieweke
05d1ce6b58
cpu/stm32f1/periph: adc_sample() now returns int32_t 2020-01-10 14:13:15 +01:00
Marian Buschsieweke
09b45066ce
cpu/stm32f0/periph: adc_sample() now returns int32_t 2020-01-10 14:13:15 +01:00
Marian Buschsieweke
2247263a78
cpu/sam3/periph: adc_sample() now returns int32_t 2020-01-10 14:13:15 +01:00
Marian Buschsieweke
47cb59e6e5
cpu/sam0_common/periph: adc_sample() now returns int32_t 2020-01-10 14:13:15 +01:00
Marian Buschsieweke
186d2ccfa4
cpu/nrf52/periph: adc_sample() now returns int32_t 2020-01-10 14:13:15 +01:00
Marian Buschsieweke
a468af79a4
cpu/nrf51/periph: adc_sample() now returns int32_t 2020-01-10 14:13:14 +01:00
Marian Buschsieweke
c332501eb8
cpu/lm4f120/periph: adc_sample() now returns int32_t 2020-01-10 14:13:14 +01:00
Marian Buschsieweke
7387cd43d9
cpu/kinetis/periph: adc_sample() now returns int32_t 2020-01-10 14:13:14 +01:00
Marian Buschsieweke
55dc429d11
cpu/esp8266/periph: adc_sample() now returns int32_t 2020-01-10 14:13:14 +01:00
Marian Buschsieweke
746e4d2fba
cpu/esp32/periph: adc_sample() now returns int32_t 2020-01-10 14:13:14 +01:00
Marian Buschsieweke
80787d523e
cpu/efm32/periph: adc_sample() now returns int32_t 2020-01-10 14:13:14 +01:00
Marian Buschsieweke
c4a84f01c0
cpu/cc2538/periph: adc_sample() now returns int32_t 2020-01-10 14:13:14 +01:00
Marian Buschsieweke
3c7d95de02
cpu/atmega_common/periph: adc_sample() now returns int32_t 2020-01-10 14:13:13 +01:00
Gunar Schorcht
528512d9af cpu/esp32: activate automatic XTAL detection 
ESP32 can be clocked with either a 40 MHz or 26 MHz crystal. Since most boards use a 40 MHz crystal, the configuration was previously fixed to a 40 MHz crystal. This commit changes the crystal from 40 MHz to automatic detection, allowing boards with a 26 MHz crystal like the Sparkfun ESP32 Thing DEV to be used.
 2020-01-09 15:34:18 +01:00
Alexandre Abadie
82d1d40042
cpu/cc2538: define radio irq prio at cpu level 2020-01-08 14:41:01 +01:00
Alexandre Abadie
ce0bb35587
Merge pull request #12993 from fjmolinas/pr_cc2538_rtt 
cpu/cc2538: add periph_rtt
 2020-01-08 09:55:45 +01:00
Francisco Molina
1801f4f085 cpu/cc2538: add periph_rtt 2020-01-08 09:16:49 +01:00
Kaspar Schleiser
4eba1427d2 cpu/fe310: uart_init(): drain RX fifo before enabling RX IRQ 2020-01-07 13:16:02 +01:00
Kaspar Schleiser
e2f88abe63 cpu/fe310: periph_uart: only call rx_cb if set 2020-01-07 13:14:08 +01:00
benpicco
0d4d621f99
Merge pull request #13013 from Hoernchen20/stm32f1_rtc_stop_mode 
cpu/stm32f1: improve rtc irq
 2020-01-04 21:45:48 +01:00
Hoernchen20
3b966cc260 cpu/stm32f1: improve rtc irq 2020-01-04 19:59:14 +01:00
Francisco
f6f4469542
Merge pull request #11889 from miri64/tapsetup/enh/sudo 
tapsetup: require to be executed with sudo
 2020-01-04 10:43:06 +01:00