|
|
042a550f0d
|
boards: cpu: stm32f1/f3: rework clock configuration and init
|
2020-09-24 11:27:24 +02:00 |
|
|
|
c14d7ec7db
|
cpu/stm32l0l1: refactor clock initialization sequence
|
2020-09-22 22:30:20 +02:00 |
|
|
|
425a2f69a2
|
cpu/stm32l0l1: ensure PLL is enabled when required
PLL is required for the 48MHz output used by HWRNG and also when it's used as system clock
|
2020-09-22 22:30:20 +02:00 |
|
|
|
8ac1909ea3
|
cpu: boards: stm32l0l1: use IS_ACTIVE where possible in stmclk
|
2020-09-22 22:30:19 +02:00 |
|
|
|
23117a844e
|
boards: cpu: stm32l0: rework clock configuration
|
2020-09-22 22:30:19 +02:00 |
|
|
|
4e235b8e76
|
cpu/stm32l4wb: fix APBx bitfields for divider factor 2
|
2020-09-09 15:59:38 +02:00 |
|
Francisco
|
adb0bcab47
|
Merge pull request #14866 from aabadie/pr/boards/stm32l4wb_clock_kconfig
boards: cpu: stm32l4/wb: rework clock configuration and initialization
|
2020-09-09 09:35:29 +02:00 |
|
|
|
9dd20c0ccb
|
cpu: boards: stm32l4/wb: use IS_USED for clock where possible
|
2020-09-08 18:42:42 +02:00 |
|
|
|
0745cc4a99
|
cpu: boards: smt32l4: rework clock configuration
|
2020-09-08 18:42:41 +02:00 |
|
|
|
7c923da0c8
|
cpu/stm32: split f0 clock initialization in separate file
|
2020-09-08 16:03:44 +02:00 |
|
|
|
a1038aa70e
|
cpu: boards: stm32g4: improve clock configuration
|
2020-08-25 12:55:16 +02:00 |
|
|
|
84bbee784d
|
cpu/stm32: add transition phase when raising +80MHz clock
|
2020-08-24 15:42:13 +02:00 |
|
|
|
dada52ecd2
|
cpu/stm32: add stm32g0 support
|
2020-07-21 12:45:25 +02:00 |
|
|
|
f546c6238b
|
cpu/stm32: add support for stm32g4
|
2020-06-19 14:18:17 +02:00 |
|
|
|
7bfdd7718f
|
cpu/stm32: introduce CPU_FAM_SHORT variable
This variable contains the short cpu family name: f1, f2, etc.
|
2020-05-26 12:27:12 +02:00 |
|
|
|
63a79ae6e4
|
cpu/stm32: move stmclk in its own module, remove useless ifdefs
|
2020-05-22 21:21:08 +02:00 |
|
