2020-06-08 11:25:38 +02:00
|
|
|
# Copyright (c) 2020 HAW Hamburg
|
2022-02-01 22:11:43 +01:00
|
|
|
# 2022 Gunar Schorcht
|
2020-06-08 11:25:38 +02:00
|
|
|
#
|
|
|
|
|
# This file is subject to the terms and conditions of the GNU Lesser
|
|
|
|
|
# General Public License v2.1. See the file LICENSE in the top level
|
|
|
|
|
# directory for more details.
|
|
|
|
|
|
|
|
|
|
config CPU
|
2022-07-18 16:10:08 +02:00
|
|
|
default "esp32" if HAS_CPU_ESP32
|
2022-07-18 09:52:26 +02:00
|
|
|
|
2022-08-24 17:15:37 +02:00
|
|
|
config CPU_CORE_XTENSA_LX6
|
|
|
|
|
bool
|
|
|
|
|
select CPU_ARCH_XTENSA
|
|
|
|
|
help
|
|
|
|
|
CPU core of the ESP32x SoC is a Xtensa LX6.
|
|
|
|
|
|
|
|
|
|
config CPU_CORE_XTENSA_LX7
|
|
|
|
|
bool
|
|
|
|
|
select CPU_ARCH_XTENSA
|
|
|
|
|
help
|
|
|
|
|
CPU core of the ESP32x SoC is a Xtensa LX7.
|
|
|
|
|
|
|
|
|
|
config CPU_CORE_RV32IMC
|
|
|
|
|
bool
|
|
|
|
|
select CPU_ARCH_RISCV
|
|
|
|
|
help
|
|
|
|
|
CPU core of the ESP32x SoC is a RISC-V core.
|
|
|
|
|
|
|
|
|
|
config CPU_CORE
|
|
|
|
|
default "xtensa-lx6" if CPU_CORE_XTENSA_LX6
|
|
|
|
|
default "xtensa-lx7" if CPU_CORE_XTENSA_LX7
|
|
|
|
|
default "rv32imc" if CPU_CORE_RV32IMC
|
|
|
|
|
|
2023-03-30 07:34:02 +02:00
|
|
|
rsource "Kconfig.esp32x"
|
2022-07-18 16:10:08 +02:00
|
|
|
rsource "Kconfig.esp32"
|
2022-07-20 06:55:58 +02:00
|
|
|
rsource "Kconfig.esp32c3"
|
2022-07-22 13:52:29 +02:00
|
|
|
rsource "Kconfig.esp32s3"
|
2022-07-31 11:48:53 +02:00
|
|
|
rsource "Kconfig.esp32s2"
|
2021-11-18 17:17:04 +01:00
|
|
|
|
2020-06-08 11:25:38 +02:00
|
|
|
source "$(RIOTCPU)/esp_common/Kconfig"
|
