2014-11-04 14:46:16 +01:00
|
|
|
/*
|
|
|
|
* Copyright (C) 2014 Freie Universität Berlin
|
|
|
|
*
|
|
|
|
* This file is subject to the terms and conditions of the GNU Lesser General
|
|
|
|
* Public License v2.1. See the file LICENSE in the top level directory for more
|
|
|
|
* details.
|
|
|
|
*/
|
|
|
|
|
|
|
|
/**
|
2015-02-12 13:37:01 +01:00
|
|
|
* @ingroup boards_f4vi1
|
2014-11-04 14:46:16 +01:00
|
|
|
* @{
|
|
|
|
*
|
|
|
|
* @file
|
2018-02-13 11:25:32 +01:00
|
|
|
* @name Peripheral MCU configuration for the F4VI1 board
|
2014-11-04 14:46:16 +01:00
|
|
|
*
|
|
|
|
* @author Stefan Pfeiffer <pfeiffer@inf.fu-berlin.de>
|
|
|
|
* @author Hauke Petersen <hauke.petersen@fu-berlin.de>
|
|
|
|
* @author Peter Kietzmann <peter.kietzmann@haw-hamburg.de>
|
|
|
|
*/
|
|
|
|
|
2017-01-18 13:00:05 +01:00
|
|
|
#ifndef PERIPH_CONF_H
|
|
|
|
#define PERIPH_CONF_H
|
2014-11-04 14:46:16 +01:00
|
|
|
|
2020-09-04 08:11:58 +02:00
|
|
|
/* This board provides an HSE */
|
|
|
|
#ifndef CONFIG_BOARD_HAS_HSE
|
|
|
|
#define CONFIG_BOARD_HAS_HSE 1
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/* The HSE provides a 16MHz clock */
|
|
|
|
#define CLOCK_HSE MHZ(16)
|
|
|
|
|
2015-10-28 12:02:47 +01:00
|
|
|
#include "periph_cpu.h"
|
2020-09-18 09:55:12 +02:00
|
|
|
#include "f2f4f7/cfg_clock_default_180.h"
|
2015-10-28 12:02:47 +01:00
|
|
|
|
2014-11-04 14:46:16 +01:00
|
|
|
#ifdef __cplusplus
|
|
|
|
extern "C" {
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/**
|
2017-04-10 19:04:32 +02:00
|
|
|
* @name Timer configuration
|
2014-11-04 14:46:16 +01:00
|
|
|
* @{
|
|
|
|
*/
|
2016-12-07 12:56:24 +01:00
|
|
|
static const timer_conf_t timer_config[] = {
|
|
|
|
{
|
|
|
|
.dev = TIM2,
|
|
|
|
.max = 0xffffffff,
|
|
|
|
.rcc_mask = RCC_APB1ENR_TIM2EN,
|
|
|
|
.bus = APB1,
|
|
|
|
.irqn = TIM2_IRQn
|
|
|
|
},
|
|
|
|
{
|
|
|
|
.dev = TIM5,
|
|
|
|
.max = 0xffffffff,
|
|
|
|
.rcc_mask = RCC_APB1ENR_TIM5EN,
|
|
|
|
.bus = APB1,
|
|
|
|
.irqn = TIM5_IRQn
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
2014-11-04 14:46:16 +01:00
|
|
|
#define TIMER_0_ISR isr_tim2
|
|
|
|
#define TIMER_1_ISR isr_tim5
|
2016-12-07 12:56:24 +01:00
|
|
|
|
2019-07-18 15:14:29 +02:00
|
|
|
#define TIMER_NUMOF ARRAY_SIZE(timer_config)
|
2014-11-04 14:46:16 +01:00
|
|
|
/** @} */
|
|
|
|
|
|
|
|
/**
|
2017-04-10 19:04:32 +02:00
|
|
|
* @name UART configuration
|
2014-11-04 14:46:16 +01:00
|
|
|
* @{
|
|
|
|
*/
|
2015-10-28 12:02:47 +01:00
|
|
|
static const uart_conf_t uart_config[] = {
|
|
|
|
{
|
2016-03-16 12:16:32 +01:00
|
|
|
.dev = USART6,
|
|
|
|
.rcc_mask = RCC_APB2ENR_USART6EN,
|
2016-12-07 17:03:52 +01:00
|
|
|
.rx_pin = GPIO_PIN(PORT_C, 7),
|
|
|
|
.tx_pin = GPIO_PIN(PORT_C, 6),
|
|
|
|
.rx_af = GPIO_AF8,
|
|
|
|
.tx_af = GPIO_AF8,
|
2016-03-16 12:16:32 +01:00
|
|
|
.bus = APB2,
|
2018-05-22 10:42:43 +02:00
|
|
|
.irqn = USART6_IRQn,
|
2020-05-15 16:16:07 +02:00
|
|
|
#ifdef MODULE_PERIPH_DMA
|
|
|
|
.dma = DMA_STREAM_UNDEF,
|
|
|
|
.dma_chan = UINT8_MAX,
|
2016-12-07 17:03:52 +01:00
|
|
|
#endif
|
|
|
|
}
|
2015-10-28 12:02:47 +01:00
|
|
|
};
|
2014-11-04 14:46:16 +01:00
|
|
|
|
2016-12-07 17:03:52 +01:00
|
|
|
#define UART_0_ISR (isr_usart6)
|
2015-10-28 12:02:47 +01:00
|
|
|
|
2019-07-18 15:14:29 +02:00
|
|
|
#define UART_NUMOF ARRAY_SIZE(uart_config)
|
2014-11-04 14:46:16 +01:00
|
|
|
/** @} */
|
|
|
|
|
|
|
|
#ifdef __cplusplus
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2017-01-18 13:00:05 +01:00
|
|
|
#endif /* PERIPH_CONF_H */
|
2014-11-04 14:46:16 +01:00
|
|
|
/** @} */
|