|
|
4b316c593a
|
cpu/stm32l0l1: configure MCO
|
2020-11-05 13:37:34 +01:00 |
|
|
|
e51279b228
|
cpu/stm32l0: fix clk control register reset
on stm32l011, RCC_CR_CSSON is not defined
|
2020-10-15 16:24:33 +02:00 |
|
|
|
c14d7ec7db
|
cpu/stm32l0l1: refactor clock initialization sequence
|
2020-09-22 22:30:20 +02:00 |
|
|
|
425a2f69a2
|
cpu/stm32l0l1: ensure PLL is enabled when required
PLL is required for the 48MHz output used by HWRNG and also when it's used as system clock
|
2020-09-22 22:30:20 +02:00 |
|
|
|
8ac1909ea3
|
cpu: boards: stm32l0l1: use IS_ACTIVE where possible in stmclk
|
2020-09-22 22:30:19 +02:00 |
|
|
|
23117a844e
|
boards: cpu: stm32l0: rework clock configuration
|
2020-09-22 22:30:19 +02:00 |
|
|
|
63a79ae6e4
|
cpu/stm32: move stmclk in its own module, remove useless ifdefs
|
2020-05-22 21:21:08 +02:00 |
|
