RIOT-OS/RIOT
RIOT-OS/RIOT
1
0
Fork 0
mirror of https://github.com/RIOT-OS/RIOT.git synced 2025-01-17 05:32:45 +01:00
Code Releases Activity

boards/nucleo-f767zi: Remap MOSI of SPI1 when used with stm32_eth

Browse Source 
PA7 is the default MOSI pin, as it is required for compatibility with
Arduino(ish) shields. Sadly, it is also connected to the RMII_DV of
Ethernet PHY. This commit works around this by remapping the MOSI to PB5 when
the on-board Ethernet PHY is used.
This commit is contained in:
Marian Buschsieweke 2020-04-13 20:58:22 +02:00
parent 54822ab5be
commit f56a0a5128
No known key found for this signature in database
GPG Key ID: 61F64C6599B1539F
2 changed files with 14 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
boards/nucleo-f767zi/Makefile
View File

@ -2,3 +2,8 @@ MODULE = board
DIRS = $(RIOTBOARD)/common/nucleo DIRS = $(RIOTBOARD)/common/nucleo
include $(RIOTBASE)/Makefile.base include $(RIOTBASE)/Makefile.base
ifneq (,$(filter stm32_eth,$(USEMODULE)))
$(info Remapping MOSI of SPI_DEV(0) from PA7 to PB5 to solve pin conflict.\
(PA7 is also connected to the RMII_DV of the Ethernet Phy.))
endif

9
boards/nucleo-f767zi/include/periph_conf.h
View File

@ -118,7 +118,16 @@ static const uart_conf_t uart_config[] = {
static const spi_conf_t spi_config[] = { static const spi_conf_t spi_config[] = {
{ {
.dev = SPI1, .dev = SPI1,
/* PA7 is the default MOSI pin, as it is required for compatibility with
* Arduino(ish) shields. Sadly, it is also connected to the RMII_DV of
* Ethernet PHY. We work around this by remapping the MOSI to PB5 when
* the on-board Ethernet PHY is used.
*/
#ifdef MODULE_PERIPH_ETH
.mosi_pin = GPIO_PIN(PORT_B, 5),
#else
.mosi_pin = GPIO_PIN(PORT_A, 7), .mosi_pin = GPIO_PIN(PORT_A, 7),
#endif
.miso_pin = GPIO_PIN(PORT_A, 6), .miso_pin = GPIO_PIN(PORT_A, 6),
.sclk_pin = GPIO_PIN(PORT_A, 5), .sclk_pin = GPIO_PIN(PORT_A, 5),
.cs_pin = GPIO_UNDEF, .cs_pin = GPIO_UNDEF,