RIOT-OS/RIOT
RIOT-OS/RIOT
1
0
Fork 0
mirror of https://github.com/RIOT-OS/RIOT.git synced 2024-12-29 04:50:03 +01:00
Code Releases Activity

cc26xx_cc13xx: fix CCFG offset on x2 variants

Browse Source 
Signed-off-by: Jean Pierre Dudey <jeandudey@hotmail.com>
This commit is contained in:
Jean Pierre Dudey 2020-04-14 17:15:56 -05:00
parent b9fda5630e
commit cbcd7d58e7
No known key found for this signature in database
GPG Key ID: 631A70D74E41F1AD
1 changed files with 30 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

42
cpu/cc26xx_cc13xx/include/cc26xx_cc13xx_ccfg.h
View File

@ -22,17 +22,8 @@
extern "C" {
#endif
/** @ingroup cpu_specific_peripheral_memory_map
* @{
*/
#define CCFG_BASE 0x50003000 /**< base address of CCFG memory */
/*@}*/
/* TODO not present in datasheet but explained in cc26x0ware-lds */
#define CCFG_SIZE_AND_DIS_FLAGS_DIS_GPRAM 0x00000004 /**< CCFG_SIZE_AND_DIS_FLAGS_DIS_GPRAM */
/**
* CCFG registers
* @brief CCFG registers
*/
typedef struct {
reg32_t EXT_LF_CLK; /**< extern LF clock config */
@ -59,7 +50,34 @@ typedef struct {
reg32_t CCFG_PROT_127_96; /**< protect sectors 96-127 */
} ccfg_regs_t;
#define CCFG ((ccfg_regs_t *) (CCFG_BASE + 0xFA8)) /**< CCFG register bank */
/**
* @brief CCFG register values
* @{
*/
#define CCFG_SIZE_AND_DIS_FLAGS_DIS_GPRAM 0x00000004
/** @} */
/**
* @ingroup cpu_specific_peripheral_memory_map
* @{
*/
/**
* @brief CCFG base address
*/
#define CCFG_BASE (0x50003000)
/** @} */
#ifdef CPU_VARIANT_X0
/**
* @brief CCFG register bank
*/
#define CCFG ((ccfg_regs_t *) (CCFG_BASE + 0xFA8))
#else
/**
* @brief CCFG register bank
*/
#define CCFG ((ccfg_regs_t *) (CCFG_BASE + 0x1FA8))
#endif
#ifdef __cplusplus
} /* end extern "C" */
@ -67,4 +85,4 @@ typedef struct {
#endif /* CC26XX_CC13XX_CCFG_H */
/*@}*/
/** @} */