RIOT-OS/RIOT
RIOT-OS/RIOT
1
0
Fork 0
mirror of https://github.com/RIOT-OS/RIOT.git synced 2025-01-17 05:32:45 +01:00
Code Releases Activity

Merge pull request #17999 from fjmolinas/pr_uwb_core_holdoff

Browse Source 
pkg/uwb-core: adjust holdoff time when rxdiag_enabled
This commit is contained in:
Francisco 2022-04-26 08:19:04 +02:00 committed by GitHub
commit 7a85e49701
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
7 changed files with 8 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
examples/twr_aloha/Makefile
View File

@ -27,6 +27,8 @@ USEMODULE += uwb-core_twr_ss_ack
USEMODULE += uwb-core_twr_ss_ext
USEMODULE += uwb-core_twr_ds
USEMODULE += uwb-core_twr_ds_ext
## Uncomment to enable trx info such as rssi, los, fppl calculation
# USEMODULE += uwb-core_rng_trx_info
# System modules used by this application
USEMODULE += shell

2
pkg/uwb-core/include/dpl_syscfg/syscfg_twr_ds.h
View File

@ -43,7 +43,7 @@ extern "C" {
* @brief tx holdoff delay for DS TWR (usec)
*/
#ifndef MYNEWT_VAL_TWR_DS_TX_HOLDOFF
#define MYNEWT_VAL_TWR_DS_TX_HOLDOFF (((uint32_t)0x0300))
#define MYNEWT_VAL_TWR_DS_TX_HOLDOFF (((uint32_t)0x0300 + 0xA0 * IS_USED(MODULE_UWB_CORE_RNG_TRX_INFO)))
#endif
#ifdef __cplusplus

2
pkg/uwb-core/include/dpl_syscfg/syscfg_twr_ds_ext.h
View File

@ -43,7 +43,7 @@ extern "C" {
* @brief tx holdoff delay for DS TWR extended frame (usec)
*/
#ifndef MYNEWT_VAL_TWR_DS_EXT_TX_HOLDOFF
#define MYNEWT_VAL_TWR_DS_EXT_TX_HOLDOFF (((uint32_t)0x0400))
#define MYNEWT_VAL_TWR_DS_EXT_TX_HOLDOFF (((uint32_t)0x0400 + 0xA0 * IS_USED(MODULE_UWB_CORE_RNG_TRX_INFO)))
#endif
#ifdef __cplusplus

2
pkg/uwb-core/include/dpl_syscfg/syscfg_twr_ss.h
View File

@ -43,7 +43,7 @@ extern "C" {
* @brief tx holdoff delay for SS TWR (usec)
*/
#ifndef MYNEWT_VAL_TWR_SS_TX_HOLDOFF
#define MYNEWT_VAL_TWR_SS_TX_HOLDOFF (((uint32_t)0x0300))
#define MYNEWT_VAL_TWR_SS_TX_HOLDOFF (((uint32_t)0x0300 + 0xA0 * IS_USED(MODULE_UWB_CORE_RNG_TRX_INFO)))
#endif
#ifdef __cplusplus

2
pkg/uwb-core/include/dpl_syscfg/syscfg_twr_ss_ack.h
View File

@ -43,7 +43,7 @@ extern "C" {
* @brief TOA timeout delay for SS TWR (usec)
*/
#ifndef MYNEWT_VAL_TWR_SS_ACK_TX_HOLDOFF
#define MYNEWT_VAL_TWR_SS_ACK_TX_HOLDOFF (((uint32_t)0x800))
#define MYNEWT_VAL_TWR_SS_ACK_TX_HOLDOFF (((uint32_t)0x800 + 0xA0 * IS_USED(MODULE_UWB_CORE_RNG_TRX_INFO)))
#endif
#ifdef __cplusplus

2
pkg/uwb-core/include/dpl_syscfg/syscfg_twr_ss_ext.h
View File

@ -43,7 +43,7 @@ extern "C" {
* @brief tx holdoff delay for SS EXT TWR (usec)
*/
#ifndef MYNEWT_VAL_TWR_SS_EXT_TX_HOLDOFF
#define MYNEWT_VAL_TWR_SS_EXT_TX_HOLDOFF (((uint32_t)0x0400))
#define MYNEWT_VAL_TWR_SS_EXT_TX_HOLDOFF (((uint32_t)0x0400 + 0xA0 * IS_USED(MODULE_UWB_CORE_RNG_TRX_INFO)))
#endif
#ifdef __cplusplus

2
pkg/uwb-core/include/dpl_syscfg/syscfg_uwb_rng.h
View File

@ -43,7 +43,7 @@ extern "C" {
* @brief worstcase tx holdoff delay for all TWR modes (usec)
*/
#ifndef MYNEWT_VAL_RNG_TX_HOLDOFF
#define MYNEWT_VAL_RNG_TX_HOLDOFF (((uint32_t)0x0320))
#define MYNEWT_VAL_RNG_TX_HOLDOFF (((uint32_t)0x0320 + 0xA0 * IS_USED(MODULE_UWB_CORE_RNG_TRX_INFO)))
#endif
/**