RIOT-OS/RIOT
RIOT-OS/RIOT
1
0
Fork 0
mirror of https://github.com/RIOT-OS/RIOT.git synced 2024-12-29 04:50:03 +01:00
Code Releases Activity

drivers/soft_spi: remove nanosleep

Browse Source
This commit is contained in:
Francisco Molina 2021-11-30 09:32:54 +01:00
parent 92c3b0ffb0
commit 1ef9ca8a6f
2 changed files with 7 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
drivers/include/soft_spi.h
View File

@ -14,7 +14,7 @@
* This module provides a software implemented Serial Peripheral Interface bus.
* It is intended to be used in situation where hardware spi is not available.
* The signatures of the functions are similar to the functions declared in spi.h
* The clock speed is approximated by using xtimer_nanosleep.
* The clock speed is approximated by using xtimer_usleep.
* Currently only the use of MOSI in master mode is implemented. Therefore receiving
* data from a slave is currently not possible.
* @{
@ -116,9 +116,9 @@ typedef enum {
* delay between two clock edges.
*/
typedef enum {
SOFT_SPI_CLK_100KHZ = 5000, /**< drive the SPI bus with less than 100kHz */
SOFT_SPI_CLK_400KHZ = 1250, /**< drive the SPI bus with less than 400kHz */
SOFT_SPI_CLK_DEFAULT = 0, /**< drive the SPI bus with maximum speed possible */
SOFT_SPI_CLK_100KHZ = 5, /**< drive the SPI bus with less than 100kHz */
SOFT_SPI_CLK_1MHZ = 1, /**< drive the SPI bus with less than 1MHz */
SOFT_SPI_CLK_DEFAULT = 0, /**< drive the SPI bus with maximum speed possible */
} soft_spi_clk_t;
/**

6
drivers/soft_spi/soft_spi.c
View File

@ -154,7 +154,7 @@ static inline uint8_t _transfer_one_byte(soft_spi_t bus, uint8_t out)
uint8_t bit = out >> 7;
gpio_write(soft_spi_config[bus].mosi_pin, bit);
xtimer_nanosleep(soft_spi_config[bus].soft_spi_clk);
xtimer_usleep(soft_spi_config[bus].soft_spi_clk);
gpio_toggle(soft_spi_config[bus].clk_pin);
out <<= 1; /*shift transfer register*/
@ -162,7 +162,7 @@ static inline uint8_t _transfer_one_byte(soft_spi_t bus, uint8_t out)
bit = gpio_read(soft_spi_config[bus].miso_pin);
out = bit ? (out | 0x01) : (out & 0xfe); /*set or delete bit 0*/
xtimer_nanosleep(soft_spi_config[bus].soft_spi_clk);
xtimer_usleep(soft_spi_config[bus].soft_spi_clk);
--i;
if (i > 0) {
gpio_toggle(soft_spi_config[bus].clk_pin);
@ -172,7 +172,7 @@ static inline uint8_t _transfer_one_byte(soft_spi_t bus, uint8_t out)
if (SOFT_SPI_MODE_0 == soft_spi_config[bus].soft_spi_mode ||
SOFT_SPI_MODE_2 == soft_spi_config[bus].soft_spi_mode) {
/* CPHA = 0 */
xtimer_nanosleep(soft_spi_config[bus].soft_spi_clk);
xtimer_usleep(soft_spi_config[bus].soft_spi_clk);
gpio_toggle(soft_spi_config[bus].clk_pin);
}