2015-06-03 18:20:22 +02:00
|
|
|
/*
|
2016-02-08 21:51:45 +01:00
|
|
|
* Copyright (C) 2015-2016 Freie Universität Berlin
|
2015-06-03 18:20:22 +02:00
|
|
|
*
|
|
|
|
* This file is subject to the terms and conditions of the GNU Lesser
|
|
|
|
* General Public License v2.1. See the file LICENSE in the top level
|
|
|
|
* directory for more details.
|
|
|
|
*/
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @ingroup cpu_stm32f4
|
|
|
|
* @{
|
|
|
|
*
|
|
|
|
* @file
|
|
|
|
* @brief CPU specific definitions for internal peripheral handling
|
|
|
|
*
|
2017-01-19 21:45:23 +01:00
|
|
|
* @author Hauke Petersen <hauke.petersen@fu-berlin.de>
|
2015-06-03 18:20:22 +02:00
|
|
|
*/
|
|
|
|
|
2015-10-28 11:46:08 +01:00
|
|
|
#ifndef PERIPH_CPU_H
|
|
|
|
#define PERIPH_CPU_H
|
2015-06-03 18:20:22 +02:00
|
|
|
|
2016-02-08 21:51:45 +01:00
|
|
|
#include "periph_cpu_common.h"
|
2015-06-03 18:20:22 +02:00
|
|
|
|
|
|
|
#ifdef __cplusplus
|
|
|
|
extern "C" {
|
|
|
|
#endif
|
|
|
|
|
2017-10-13 10:40:35 +02:00
|
|
|
/**
|
|
|
|
* @brief Starting address of the CPU ID
|
|
|
|
*/
|
|
|
|
#define CPUID_ADDR (0x1fff7a10)
|
|
|
|
|
2017-03-07 13:37:54 +01:00
|
|
|
/**
|
|
|
|
* @brief Available ports on the STM32F4 family
|
|
|
|
*/
|
|
|
|
enum {
|
|
|
|
PORT_A = 0, /**< port A */
|
|
|
|
PORT_B = 1, /**< port B */
|
|
|
|
PORT_C = 2, /**< port C */
|
|
|
|
PORT_D = 3, /**< port D */
|
|
|
|
PORT_E = 4, /**< port E */
|
|
|
|
PORT_F = 5, /**< port F */
|
|
|
|
PORT_G = 6, /**< port G */
|
|
|
|
PORT_H = 7, /**< port H */
|
|
|
|
PORT_I = 8 /**< port I */
|
|
|
|
};
|
|
|
|
|
2015-12-07 21:32:01 +01:00
|
|
|
/**
|
|
|
|
* @brief Available number of ADC devices
|
|
|
|
*/
|
2018-05-07 18:04:52 +02:00
|
|
|
#if defined(CPU_LINE_STM32F401xE) || defined(CPU_LINE_STM32F410Rx) \
|
|
|
|
|| defined(CPU_LINE_STM32F411xE) || defined(CPU_LINE_STM32F412Zx) \
|
|
|
|
|| defined(CPU_LINE_STM32F413xx) || defined(CPU_LINE_STM32F423xx)
|
2015-12-07 21:32:01 +01:00
|
|
|
#define ADC_DEVS (1U)
|
2018-06-26 10:59:43 +02:00
|
|
|
#elif defined(CPU_LINE_STM32F405xx) || defined(CPU_LINE_STM32F407xx) \
|
|
|
|
|| defined(CPU_LINE_STM32F415xx) || defined(CPU_LINE_STM32F429xx) \
|
|
|
|
|| defined(CPU_LINE_STM32F437xx) || defined(CPU_LINE_STM32F446xx)
|
2015-12-07 21:32:01 +01:00
|
|
|
#define ADC_DEVS (3U)
|
|
|
|
#endif
|
|
|
|
|
2016-06-29 21:05:14 +02:00
|
|
|
#ifndef DOXYGEN
|
2015-12-07 21:32:01 +01:00
|
|
|
/**
|
|
|
|
* @brief Override the ADC resolution configuration
|
|
|
|
* @{
|
|
|
|
*/
|
|
|
|
#define HAVE_ADC_RES_T
|
|
|
|
typedef enum {
|
2016-06-30 16:24:56 +02:00
|
|
|
ADC_RES_6BIT = 0x03000000, /**< ADC resolution: 6 bit */
|
|
|
|
ADC_RES_8BIT = 0x02000000, /**< ADC resolution: 8 bit */
|
|
|
|
ADC_RES_10BIT = 0x01000000, /**< ADC resolution: 10 bit */
|
|
|
|
ADC_RES_12BIT = 0x00000000, /**< ADC resolution: 12 bit */
|
|
|
|
ADC_RES_14BIT = 1, /**< ADC resolution: 14 bit (not supported) */
|
|
|
|
ADC_RES_16BIT = 2 /**< ADC resolution: 16 bit (not supported)*/
|
2015-12-07 21:32:01 +01:00
|
|
|
} adc_res_t;
|
|
|
|
/** @} */
|
2016-06-29 21:05:14 +02:00
|
|
|
#endif /* ndef DOXYGEN */
|
2015-12-07 21:32:01 +01:00
|
|
|
|
|
|
|
/**
|
|
|
|
* @brief ADC channel configuration data
|
|
|
|
*/
|
|
|
|
typedef struct {
|
|
|
|
gpio_t pin; /**< pin connected to the channel */
|
|
|
|
uint8_t dev; /**< ADCx - 1 device used for the channel */
|
|
|
|
uint8_t chan; /**< CPU ADC channel connected to the pin */
|
|
|
|
} adc_conf_t;
|
|
|
|
|
2015-06-03 18:20:22 +02:00
|
|
|
#ifdef __cplusplus
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2015-10-28 11:46:08 +01:00
|
|
|
#endif /* PERIPH_CPU_H */
|
2015-06-03 18:20:22 +02:00
|
|
|
/** @} */
|