2016-01-23 14:38:51 +01:00
|
|
|
/*
|
|
|
|
* Copyright (C) 2016 Leon George
|
|
|
|
*
|
|
|
|
* This file is subject to the terms and conditions of the GNU Lesser
|
|
|
|
* General Public License v2.1. See the file LICENSE in the top level
|
|
|
|
* directory for more details.
|
|
|
|
*/
|
|
|
|
|
|
|
|
/**
|
2018-06-18 20:34:08 +02:00
|
|
|
* @ingroup cpu_cc26xx_cc13xx_definitions
|
2016-01-23 14:38:51 +01:00
|
|
|
* @{
|
|
|
|
*
|
|
|
|
* @file
|
2018-06-18 20:34:08 +02:00
|
|
|
* @brief CC26xx/CC13xx WDT register definitions
|
2016-01-23 14:38:51 +01:00
|
|
|
*/
|
|
|
|
|
2018-06-18 20:34:08 +02:00
|
|
|
#ifndef CC26XX_CC13XX_WDT_H
|
|
|
|
#define CC26XX_CC13XX_WDT_H
|
2016-01-23 14:38:51 +01:00
|
|
|
|
2018-06-18 20:34:08 +02:00
|
|
|
#include <cc26xx_cc13xx.h>
|
2016-01-23 14:38:51 +01:00
|
|
|
|
|
|
|
#ifdef __cplusplus
|
|
|
|
extern "C" {
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
|
|
/**
|
|
|
|
* WDT registers
|
|
|
|
*/
|
|
|
|
typedef struct {
|
|
|
|
reg32_t LOAD; /**< config */
|
|
|
|
reg32_t VALUE; /**< current count value */
|
|
|
|
reg32_t CTL; /**< control */
|
|
|
|
reg32_t ICR; /**< interrupt clear */
|
|
|
|
reg32_t RIS; /**< raw interrupt status */
|
|
|
|
reg32_t MIS; /**< masked interrupt status */
|
|
|
|
reg32_t TEST; /**< test mode */
|
|
|
|
reg32_t INT_CAUS; /**< interrupt cause test mode */
|
|
|
|
reg32_t LOCK; /**< lock */
|
|
|
|
} wdt_regs_t;
|
|
|
|
|
|
|
|
/** @ingroup cpu_specific_peripheral_memory_map
|
|
|
|
* @{
|
|
|
|
*/
|
|
|
|
#define WDT_BASE 0x40080000 /**< WDT base address */
|
|
|
|
/*@}*/
|
|
|
|
|
|
|
|
#define WDT ((wdt_regs_t *) (WDT_BASE)) /**< WDT register bank */
|
|
|
|
|
|
|
|
#ifdef __cplusplus
|
|
|
|
} /* end extern "C" */
|
|
|
|
#endif
|
|
|
|
|
2018-06-18 20:34:08 +02:00
|
|
|
#endif /* CC26XX_CC13XX_WDT_H */
|
2016-01-23 14:38:51 +01:00
|
|
|
|
|
|
|
/*@}*/
|