2020-06-08 11:25:08 +02:00
|
|
|
# Copyright (c) 2020 HAW Hamburg
|
|
|
|
|
#
|
|
|
|
|
# This file is subject to the terms and conditions of the GNU Lesser
|
|
|
|
|
# General Public License v2.1. See the file LICENSE in the top level
|
|
|
|
|
# directory for more details.
|
|
|
|
|
|
|
|
|
|
config CPU_ARCH_XTENSA
|
|
|
|
|
bool
|
2022-08-24 17:15:37 +02:00
|
|
|
help
|
|
|
|
|
Xtensa based architecture is used for the ESP8266 or the ESP32x SoC variant
|
|
|
|
|
|
|
|
|
|
config CPU_ARCH_RISCV
|
|
|
|
|
bool
|
|
|
|
|
help
|
|
|
|
|
RISC-V based architecture is used for the ESP32x SoC variant.
|
2020-06-08 11:25:08 +02:00
|
|
|
|
|
|
|
|
config CPU_COMMON_ESP
|
|
|
|
|
bool
|
2021-11-30 12:03:13 +01:00
|
|
|
|
2020-06-08 11:25:08 +02:00
|
|
|
## Common CPU symbols
|
|
|
|
|
config CPU_ARCH
|
|
|
|
|
default "xtensa" if CPU_ARCH_XTENSA
|
2022-08-24 17:15:37 +02:00
|
|
|
default "rv32" if CPU_ARCH_RISCV
|
