RIOT-OS/RIOT
RIOT-OS/RIOT
1
0
Fork 0
mirror of https://github.com/RIOT-OS/RIOT.git synced 2024-12-29 04:50:03 +01:00
Code Releases Activity
b8aec4369d
RIOT/cpu/cortexm_common/ldscripts/cortexm.ld

32 lines
760 B
Plaintext
Raw Normal View History

cpu/cortexm_common/ldscripts: add common linker script for cortexm family
2017-10-17 16:41:55 +02:00
/*
* Copyright (C) 2017 Inria
cortexm_common/ldscript: re-use _rom_offset variable name Inspired by kaspar030 version to removing the new _boot_offset variable. https://github.com/kaspar030/RIOT/blob/cbf324a66d0c925dd02eca290e17c350945e97b2/cpu/cortexm_common/ldscripts/cortexm.ld
2018-06-13 13:50:42 +02:00
* 2018 Freie Universität Berlin
cpu/cortexm_common/ldscripts: add common linker script for cortexm family
2017-10-17 16:41:55 +02:00
*
* This file is subject to the terms and conditions of the GNU Lesser
* General Public License v2.1. See the file LICENSE in the top level
* directory for more details.
*/
/**
* @addtogroup cpu_cortexm_common
* @{
*
* @file
* @brief Memory definitions for the Cortex-M family
*
* @author Francisco Acosta <francisco.acosta@inria.fr>
cortexm_common/ldscript: re-use _rom_offset variable name Inspired by kaspar030 version to removing the new _boot_offset variable. https://github.com/kaspar030/RIOT/blob/cbf324a66d0c925dd02eca290e17c350945e97b2/cpu/cortexm_common/ldscripts/cortexm.ld
2018-06-13 13:50:42 +02:00
* Gaëtan Harter <gaetan.harter@inria.fr>
cpu/cortexm_common/ldscripts: add common linker script for cortexm family
2017-10-17 16:41:55 +02:00
*
* @}
*/
cortexm_common/ldscript: use cortexm_rom_offset.ld
2019-06-04 17:43:48 +02:00
INCLUDE cortexm_rom_offset.ld
cpu/cortexm_common/ldscripts: add common linker script for cortexm family
2017-10-17 16:41:55 +02:00
MEMORY
{
cpu/cortexm_common: Make Low-Power SRAM available to programs Many MCUs contain some Backup or Low Power SRAM that is retained'even in the deepest sleep modes. In such sleep modes the MCU is essentually turned off with only the RTC still running. It can be woken by a GPIO or a RTC alarm. When this happens, a reset is triggered and the normal startup routine is invoked. This adds bss & data section for this memory in the linker script. This allows for structures to be placed in it e.g.: e.g.: static uint8_t persistent_buffer[64] __attribute__((section(".backup.bss"))); static uint32_t persistent_counter __attribute__((section(".backup.data"))) = 1234;
2019-05-03 17:13:26 +02:00
rom (rx) : ORIGIN = _rom_start_addr + _rom_offset, LENGTH = _fw_rom_length
ram (w!rx) : ORIGIN = _ram_start_addr, LENGTH = _ram_length
cpu/cortexm_common/ldscripts: add common linker script for cortexm family
2017-10-17 16:41:55 +02:00
}
INCLUDE cortexm_base.ld
Copy Permalink