2017-10-17 16:41:55 +02:00
|
|
|
/*
|
|
|
|
* Copyright (C) 2017 Inria
|
2018-06-13 13:50:42 +02:00
|
|
|
* 2018 Freie Universität Berlin
|
2017-10-17 16:41:55 +02:00
|
|
|
*
|
|
|
|
* This file is subject to the terms and conditions of the GNU Lesser
|
|
|
|
* General Public License v2.1. See the file LICENSE in the top level
|
|
|
|
* directory for more details.
|
|
|
|
*/
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @addtogroup cpu_cortexm_common
|
|
|
|
* @{
|
|
|
|
*
|
|
|
|
* @file
|
|
|
|
* @brief Memory definitions for the Cortex-M family
|
|
|
|
*
|
|
|
|
* @author Francisco Acosta <francisco.acosta@inria.fr>
|
2018-06-13 13:50:42 +02:00
|
|
|
* Gaëtan Harter <gaetan.harter@inria.fr>
|
2017-10-17 16:41:55 +02:00
|
|
|
*
|
|
|
|
* @}
|
|
|
|
*/
|
|
|
|
|
2018-06-13 13:50:42 +02:00
|
|
|
_rom_offset = DEFINED( _rom_offset ) ? _rom_offset : 0x0;
|
2018-06-13 17:31:32 +02:00
|
|
|
_fw_rom_length = DEFINED( _fw_rom_length ) ? _fw_rom_length : _rom_length - _rom_offset;
|
|
|
|
|
|
|
|
ASSERT((_fw_rom_length <= _rom_length - _rom_offset), "Specified firmware size does not fit in ROM");
|
2017-10-17 16:41:55 +02:00
|
|
|
|
|
|
|
MEMORY
|
|
|
|
{
|
2018-07-16 14:13:04 +02:00
|
|
|
rom (rx) : ORIGIN = _rom_start_addr + _rom_offset, LENGTH = _fw_rom_length
|
2018-06-13 13:50:42 +02:00
|
|
|
ram (w!rx) : ORIGIN = _ram_start_addr, LENGTH = _ram_length
|
2017-10-17 16:41:55 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
INCLUDE cortexm_base.ld
|