1
0
mirror of https://github.com/RIOT-OS/RIOT.git synced 2025-01-18 01:52:45 +01:00
RIOT/boards/z1/include/periph_conf.h

81 lines
1.6 KiB
C
Raw Normal View History

/*
* Copyright (C) 2014 INRIA
2015-08-26 18:46:57 +02:00
* 2015 Freie Universität Berlin
*
* This file is subject to the terms and conditions of the GNU Lesser General
* Public License v2.1. See the file LICENSE in the top level directory for more
* details.
*/
/**
* @ingroup boards_z1
* @{
*
* @file
* @brief Zolertia Z1 peripheral configuration
*
* @author Oliver Hahm <oliver.hahm@inria.fr>
2015-08-26 18:46:57 +02:00
* @author Hauke Petersen <hauke.petersen@fu-berlin.de>
*/
2015-08-26 18:46:57 +02:00
#ifndef PERIPH_CONF_H
#define PERIPH_CONF_H
#include "macros/units.h"
#include "periph_cpu.h"
#include "cfg_timer_a_smclk_b_aclk.h"
2015-08-26 18:46:57 +02:00
#ifdef __cplusplus
extern "C" {
#endif
#define CLOCK_CORECLOCK msp430_dco_freq
/**
* @brief Clock configuration
*/
static const msp430_clock_params_t clock_params = {
.target_dco_frequency = MHZ(8),
.lfxt1_frequency = 32768,
.main_clock_source = MAIN_CLOCK_SOURCE_DCOCLK,
.submain_clock_source = SUBMAIN_CLOCK_SOURCE_DCOCLK,
.main_clock_divier = MAIN_CLOCK_DIVIDE_BY_1,
.submain_clock_divier = SUBMAIN_CLOCK_DIVIDE_BY_1,
.auxiliary_clock_divier = AUXILIARY_CLOCK_DIVIDE_BY_1,
};
/**
* @name UART configuration
* @{
*/
static const uart_conf_t uart_config[] = {
{
.uart = &usci_a0_as_uart,
},
};
#define UART0_RX_ISR USCIAB0RX_VECTOR /**< RX IRQ vector of UART 0 */
#define UART_NUMOF ARRAY_SIZE(uart_config)
2015-09-02 14:06:19 +02:00
/** @} */
/**
* @name SPI configuration
2015-09-02 14:06:19 +02:00
* @{
*/
static const spi_conf_t spi_config[] = {
{
.spi = &usci_b0_as_spi,
},
};
2015-09-02 14:06:19 +02:00
#define SPI_NUMOF ARRAY_SIZE(spi_config)
/** @} */
2015-08-26 18:46:57 +02:00
#ifdef __cplusplus
}
#endif
#endif /* PERIPH_CONF_H */
/** @} */