2017-09-19 12:18:33 +02:00
|
|
|
# Define the CPU family so we can differentiate between them in the code
|
2019-08-29 17:41:49 +02:00
|
|
|
CFLAGS += -DCPU_FAM_$(call uppercase_and_underscore,$(CPU_FAM))
|
2017-09-19 12:18:33 +02:00
|
|
|
|
|
|
|
# this CPU implementation doesn't use CMSIS initialization
|
2019-08-27 16:06:41 +02:00
|
|
|
CFLAGS += -DDONT_USE_CMSIS_INIT
|
2017-09-19 12:18:33 +02:00
|
|
|
|
2022-09-18 17:25:50 +02:00
|
|
|
ROM_START_ADDR ?= 0x80000
|
|
|
|
RAM_START_ADDR ?= 0x20070000
|
|
|
|
|
|
|
|
ROM_LEN ?= 0x80000
|
|
|
|
RAM_LEN ?= 0x18000
|
|
|
|
|
|
|
|
LINKER_SCRIPT ?= cortexm.ld
|
2017-09-19 12:18:33 +02:00
|
|
|
|
2019-08-27 16:06:41 +02:00
|
|
|
INCLUDES += -I$(RIOTCPU)/sam_common/include
|