2020-02-06 19:52:05 +01:00
|
|
|
ifneq (,$(filter samd51%,$(CPU_MODEL)))
|
|
|
|
|
CFLAGS += -DCPU_SAMD51
|
|
|
|
|
endif
|
|
|
|
|
ifneq (,$(filter same54%,$(CPU_MODEL)))
|
|
|
|
|
CFLAGS += -DCPU_SAME54
|
|
|
|
|
endif
|
|
|
|
|
|
2020-08-21 13:27:22 +02:00
|
|
|
CFLAGS += -DCPU_COMMON_SAMD5X
|
|
|
|
|
|
2019-03-12 13:57:27 +01:00
|
|
|
# Slot size is determined by "((total_flash_size - RIOTBOOT_LEN) / 2)".
|
|
|
|
|
# If RIOTBOOT_LEN uses an uneven number of flashpages, the remainder of the
|
|
|
|
|
# flash cannot be divided by two slots while staying FLASHPAGE_SIZE aligned.
|
2019-06-19 14:12:06 +02:00
|
|
|
RIOTBOOT_LEN ?= 0x4000
|
2019-03-12 13:57:27 +01:00
|
|
|
|
2019-05-20 17:40:27 +02:00
|
|
|
BACKUP_RAM_ADDR = 0x47000000
|
|
|
|
|
BACKUP_RAM_LEN = 0x2000
|
|
|
|
|
|
2019-03-12 13:57:27 +01:00
|
|
|
include $(RIOTCPU)/sam0_common/Makefile.include
|
|
|
|
|
include $(RIOTMAKE)/arch/cortexm.inc.mk
|
