2020-05-22 17:12:11 +02:00
|
|
|
MODULE = stm32_clk
|
|
|
|
|
|
|
|
|
|
SRC = stmclk_common.c
|
|
|
|
|
|
2020-08-31 10:47:09 +02:00
|
|
|
ifneq (,$(filter f2 f4 f7,$(CPU_FAM)))
|
2020-05-22 17:12:11 +02:00
|
|
|
SRC += stmclk_fx.c
|
2020-08-31 10:47:09 +02:00
|
|
|
else ifneq (,$(filter $(CPU_FAM),f0 f1 f3))
|
|
|
|
|
SRC += stmclk_f0f1f3.c
|
2020-05-26 11:12:06 +02:00
|
|
|
else ifneq (,$(filter $(CPU_FAM),l0 l1))
|
2020-05-22 17:12:11 +02:00
|
|
|
SRC += stmclk_l0l1.c
|
2020-05-26 11:12:06 +02:00
|
|
|
else ifneq (,$(filter $(CPU_FAM),l4 wb))
|
2020-05-22 17:12:11 +02:00
|
|
|
SRC += stmclk_l4wb.c
|
2020-05-03 22:22:10 +02:00
|
|
|
else ifneq (,$(filter $(CPU_FAM),g0 g4))
|
|
|
|
|
SRC += stmclk_gx.c
|
2020-05-22 17:12:11 +02:00
|
|
|
endif
|
|
|
|
|
|
|
|
|
|
include $(RIOTBASE)/Makefile.base
|
