mirror of
https://github.com/RIOT-OS/RIOT.git
synced 2024-12-29 04:50:03 +01:00
305 lines
9.4 KiB
C
305 lines
9.4 KiB
C
/*
|
|
* Copyright (C) 2014 Freie Universität Berlin
|
|
*
|
|
* This file is subject to the terms and conditions of the GNU Lesser
|
|
* General Public License v2.1. See the file LICENSE in the top level
|
|
* directory for more details.
|
|
*/
|
|
|
|
/**
|
|
* @ingroup boards_stm32f4discovery
|
|
* @{
|
|
*
|
|
* @file
|
|
* @name Peripheral MCU configuration for the STM32F4discovery board
|
|
*
|
|
* @author Hauke Petersen <hauke.petersen@fu-berlin.de>
|
|
* @author Peter Kietzmann <peter.kietzmann@haw-hamburg.de>
|
|
*/
|
|
|
|
#ifndef PERIPH_CONF_H_
|
|
#define PERIPH_CONF_H_
|
|
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
|
|
/**
|
|
* @name Clock system configuration
|
|
* @{
|
|
*/
|
|
#define CLOCK_HSE (8000000U) /* external oscillator */
|
|
#define CLOCK_CORECLOCK (168000000U) /* desired core clock frequency */
|
|
|
|
/* the actual PLL values are automatically generated */
|
|
#define CLOCK_PLL_M (CLOCK_HSE / 1000000)
|
|
#define CLOCK_PLL_N ((CLOCK_CORECLOCK / 1000000) * 2)
|
|
#define CLOCK_PLL_P (2U)
|
|
#define CLOCK_PLL_Q (CLOCK_PLL_N / 48)
|
|
#define CLOCK_AHB_DIV RCC_CFGR_HPRE_DIV1
|
|
#define CLOCK_APB2_DIV RCC_CFGR_PPRE2_DIV2
|
|
#define CLOCK_APB1_DIV RCC_CFGR_PPRE1_DIV4
|
|
#define CLOCK_FLASH_LATENCY FLASH_ACR_LATENCY_5WS
|
|
/** @} */
|
|
|
|
/**
|
|
* @name Timer configuration
|
|
* @{
|
|
*/
|
|
#define TIMER_NUMOF (2U)
|
|
#define TIMER_0_EN 1
|
|
#define TIMER_1_EN 1
|
|
#define TIMER_IRQ_PRIO 1
|
|
|
|
/* Timer 0 configuration */
|
|
#define TIMER_0_DEV TIM2
|
|
#define TIMER_0_CHANNELS 4
|
|
#define TIMER_0_PRESCALER (83U)
|
|
#define TIMER_0_MAX_VALUE (0xffffffff)
|
|
#define TIMER_0_CLKEN() (RCC->APB1ENR |= RCC_APB1ENR_TIM2EN)
|
|
#define TIMER_0_ISR isr_tim2
|
|
#define TIMER_0_IRQ_CHAN TIM2_IRQn
|
|
|
|
/* Timer 1 configuration */
|
|
#define TIMER_1_DEV TIM5
|
|
#define TIMER_1_CHANNELS 4
|
|
#define TIMER_1_PRESCALER (83U)
|
|
#define TIMER_1_MAX_VALUE (0xffffffff)
|
|
#define TIMER_1_CLKEN() (RCC->APB1ENR |= RCC_APB1ENR_TIM5EN)
|
|
#define TIMER_1_ISR isr_tim5
|
|
#define TIMER_1_IRQ_CHAN TIM5_IRQn
|
|
/** @} */
|
|
|
|
/**
|
|
* @name UART configuration
|
|
* @{
|
|
*/
|
|
#define UART_NUMOF (2U)
|
|
#define UART_0_EN 1
|
|
#define UART_1_EN 1
|
|
#define UART_IRQ_PRIO 1
|
|
#define UART_CLK (14000000U) /* UART clock runs with 14MHz */
|
|
|
|
|
|
|
|
/* UART 0 device configuration */
|
|
#define UART_0_DEV USART2
|
|
#define UART_0_CLKEN() (RCC->APB1ENR |= RCC_APB1ENR_USART2EN)
|
|
#define UART_0_CLKDIS() (RCC->APB1ENR &= ~(RCC_APB1ENR_USART2EN))
|
|
#define UART_0_CLK (42000000) /* UART clock runs with 42MHz (F_CPU / 4) */
|
|
#define UART_0_IRQ_CHAN USART2_IRQn
|
|
#define UART_0_ISR isr_usart2
|
|
/* UART 0 pin configuration */
|
|
#define UART_0_PORT_CLKEN() (RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN)
|
|
#define UART_0_PORT GPIOA
|
|
#define UART_0_TX_PIN 2
|
|
#define UART_0_RX_PIN 3
|
|
#define UART_0_AF 7
|
|
|
|
/* UART 1 device configuration */
|
|
#define UART_1_DEV USART3
|
|
#define UART_1_CLKEN() (RCC->APB1ENR |= RCC_APB1ENR_USART3EN)
|
|
#define UART_1_CLKDIS() (RCC->APB1ENR &= ~(RCC_APB1ENR_USART3EN))
|
|
#define UART_1_CLK (42000000) /* UART clock runs with 42MHz (F_CPU / 4) */
|
|
#define UART_1_IRQ_CHAN USART3_IRQn
|
|
#define UART_1_ISR isr_usart3
|
|
/* UART 1 pin configuration */
|
|
#define UART_1_PORT_CLKEN() (RCC->AHB1ENR |= RCC_AHB1ENR_GPIODEN)
|
|
#define UART_1_PORT GPIOD
|
|
#define UART_1_TX_PIN 8
|
|
#define UART_1_RX_PIN 9
|
|
#define UART_1_AF 7
|
|
/** @} */
|
|
|
|
/**
|
|
* @name ADC configuration
|
|
* @{
|
|
*/
|
|
#define ADC_NUMOF (2U)
|
|
#define ADC_0_EN 1
|
|
#define ADC_1_EN 1
|
|
#define ADC_MAX_CHANNELS 2
|
|
|
|
/* ADC 0 configuration */
|
|
#define ADC_0_DEV ADC1
|
|
#define ADC_0_CHANNELS 2
|
|
#define ADC_0_CLKEN() (RCC->APB2ENR |= RCC_APB2ENR_ADC1EN)
|
|
#define ADC_0_CLKDIS() (RCC->APB2ENR &= ~(RCC_APB2ENR_ADC1EN))
|
|
#define ADC_0_PORT GPIOA
|
|
#define ADC_0_PORT_CLKEN() (RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN)
|
|
/* ADC 0 channel 0 pin config */
|
|
#define ADC_0_CH0 1
|
|
#define ADC_0_CH0_PIN 1
|
|
/* ADC 0 channel 1 pin config */
|
|
#define ADC_0_CH1 4
|
|
#define ADC_0_CH1_PIN 4
|
|
|
|
/* ADC 1 configuration */
|
|
#define ADC_1_DEV ADC2
|
|
#define ADC_1_CHANNELS 2
|
|
#define ADC_1_CLKEN() (RCC->APB2ENR |= RCC_APB2ENR_ADC2EN)
|
|
#define ADC_1_CLKDIS() (RCC->APB2ENR &= ~(RCC_APB2ENR_ADC2EN))
|
|
|
|
#define ADC_1_PORT GPIOC
|
|
#define ADC_1_PORT_CLKEN() (RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN)
|
|
/* ADC 1 channel 0 pin config */
|
|
#define ADC_1_CH0 11
|
|
#define ADC_1_CH0_PIN 1
|
|
/* ADC 1 channel 1 pin config */
|
|
#define ADC_1_CH1 12
|
|
#define ADC_1_CH1_PIN 2
|
|
/** @} */
|
|
|
|
/**
|
|
* @name DAC configuration
|
|
* @{
|
|
*/
|
|
#define DAC_NUMOF (1U)
|
|
#define DAC_0_EN 1
|
|
#define DAC_MAX_CHANNELS 2
|
|
|
|
/* DAC 0 configuration */
|
|
#define DAC_0_DEV DAC
|
|
#define DAC_0_CHANNELS 2
|
|
#define DAC_0_CLKEN() (RCC->APB1ENR |= (RCC_APB1ENR_DACEN))
|
|
#define DAC_0_CLKDIS() (RCC->APB1ENR &= ~(RCC_APB1ENR_DACEN))
|
|
#define DAC_0_PORT GPIOA
|
|
#define DAC_0_PORT_CLKEN() (RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN)
|
|
/* DAC 0 channel config */
|
|
#define DAC_0_CH0_PIN 4
|
|
#define DAC_0_CH1_PIN 5
|
|
|
|
/**
|
|
* @name PWM configuration
|
|
* @{
|
|
*/
|
|
#define PWM_NUMOF (2U)
|
|
#define PWM_0_EN 1
|
|
#define PWM_1_EN 1
|
|
#define PWM_MAX_CHANNELS 4
|
|
|
|
/* PWM 0 device configuration */
|
|
#define PWM_0_DEV TIM1
|
|
#define PWM_0_CHANNELS 4
|
|
#define PWM_0_CLK (168000000U)
|
|
#define PWM_0_CLKEN() (RCC->APB2ENR |= RCC_APB2ENR_TIM1EN)
|
|
#define PWM_0_CLKDIS() (RCC->APB2ENR &= ~RCC_APB2ENR_TIM1EN)
|
|
/* PWM 0 pin configuration */
|
|
#define PWM_0_PORT GPIOE
|
|
#define PWM_0_PORT_CLKEN() (RCC->AHB1ENR |= RCC_AHB1ENR_GPIOEEN)
|
|
#define PWM_0_PIN_CH0 9
|
|
#define PWM_0_PIN_CH1 11
|
|
#define PWM_0_PIN_CH2 13
|
|
#define PWM_0_PIN_CH3 14
|
|
#define PWM_0_PIN_AF 1
|
|
|
|
/* PWM 1 device configuration */
|
|
#define PWM_1_DEV TIM3
|
|
#define PWM_1_CHANNELS 3
|
|
#define PWM_1_CLK (84000000U)
|
|
#define PWM_1_CLKEN() (RCC->APB1ENR |= RCC_APB1ENR_TIM3EN)
|
|
#define PWM_1_CLKDIS() (RCC->APB1ENR &= ~RCC_APB1ENR_TIM3EN)
|
|
/* PWM 1 pin configuration */
|
|
#define PWM_1_PORT GPIOB
|
|
#define PWM_1_PORT_CLKEN() (RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN)
|
|
#define PWM_1_PIN_CH0 4
|
|
#define PWM_1_PIN_CH1 5
|
|
#define PWM_1_PIN_CH2 0
|
|
#define PWM_1_PIN_CH3 1
|
|
#define PWM_1_PIN_AF 2
|
|
/** @} */
|
|
|
|
/**
|
|
* @name Random Number Generator configuration
|
|
* @{
|
|
*/
|
|
#define RANDOM_NUMOF (1U)
|
|
/** @} */
|
|
|
|
/**
|
|
* @name SPI configuration
|
|
* @{
|
|
*/
|
|
#define SPI_NUMOF (2U)
|
|
#define SPI_0_EN 1
|
|
#define SPI_1_EN 1
|
|
#define SPI_IRQ_PRIO 1
|
|
|
|
/* SPI 0 device config */
|
|
#define SPI_0_DEV SPI1
|
|
#define SPI_0_CLKEN() (RCC->APB2ENR |= RCC_APB2ENR_SPI1EN)
|
|
#define SPI_0_CLKDIS() (RCC->APB2ENR &= ~RCC_APB2ENR_SPI1EN)
|
|
#define SPI_0_BUS_DIV 1 /* 1 -> SPI runs with half CPU clock, 0 -> quarter CPU clock */
|
|
#define SPI_0_IRQ SPI1_IRQn
|
|
#define SPI_0_IRQ_HANDLER isr_spi1
|
|
/* SPI 0 pin configuration */
|
|
#define SPI_0_SCK_PORT GPIOA
|
|
#define SPI_0_SCK_PIN 5
|
|
#define SPI_0_SCK_AF 5
|
|
#define SPI_0_SCK_PORT_CLKEN() (RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN)
|
|
#define SPI_0_MISO_PORT GPIOA
|
|
#define SPI_0_MISO_PIN 6
|
|
#define SPI_0_MISO_AF 5
|
|
#define SPI_0_MISO_PORT_CLKEN() (RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN)
|
|
#define SPI_0_MOSI_PORT GPIOA
|
|
#define SPI_0_MOSI_PIN 7
|
|
#define SPI_0_MOSI_AF 5
|
|
#define SPI_0_MOSI_PORT_CLKEN() (RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN)
|
|
|
|
/* SPI 1 device config */
|
|
#define SPI_1_DEV SPI2
|
|
#define SPI_1_CLKEN() (RCC->APB1ENR |= RCC_APB1ENR_SPI2EN)
|
|
#define SPI_1_CLKDIS() (RCC->APB1ENR &= ~RCC_APB1ENR_SPI2EN)
|
|
#define SPI_1_BUS_DIV 0 /* 1 -> SPI runs with half CPU clock, 0 -> quarter CPU clock */
|
|
#define SPI_1_IRQ SPI2_IRQn
|
|
#define SPI_1_IRQ_HANDLER isr_spi2
|
|
/* SPI 1 pin configuration */
|
|
#define SPI_1_SCK_PORT GPIOB
|
|
#define SPI_1_SCK_PIN 13
|
|
#define SPI_1_SCK_AF 5
|
|
#define SPI_1_SCK_PORT_CLKEN() (RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN)
|
|
#define SPI_1_MISO_PORT GPIOB
|
|
#define SPI_1_MISO_PIN 14
|
|
#define SPI_1_MISO_AF 5
|
|
#define SPI_1_MISO_PORT_CLKEN() (RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN)
|
|
#define SPI_1_MOSI_PORT GPIOB
|
|
#define SPI_1_MOSI_PIN 15
|
|
#define SPI_1_MOSI_AF 5
|
|
#define SPI_1_MOSI_PORT_CLKEN() (RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN)
|
|
/** @} */
|
|
|
|
/**
|
|
* @name I2C configuration
|
|
* @{
|
|
*/
|
|
#define I2C_NUMOF (1U)
|
|
#define I2C_0_EN 1
|
|
#define I2C_IRQ_PRIO 1
|
|
#define I2C_APBCLK (42000000U)
|
|
|
|
/* I2C 0 device configuration */
|
|
#define I2C_0_DEV I2C1
|
|
#define I2C_0_CLKEN() (RCC->APB1ENR |= RCC_APB1ENR_I2C1EN)
|
|
#define I2C_0_CLKDIS() (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C1EN))
|
|
#define I2C_0_EVT_IRQ I2C1_EV_IRQn
|
|
#define I2C_0_EVT_ISR isr_i2c1_ev
|
|
#define I2C_0_ERR_IRQ I2C1_ER_IRQn
|
|
#define I2C_0_ERR_ISR isr_i2c1_er
|
|
/* I2C 0 pin configuration */
|
|
#define I2C_0_SCL_PORT GPIOB
|
|
#define I2C_0_SCL_PIN 6
|
|
#define I2C_0_SCL_AF 4
|
|
#define I2C_0_SCL_CLKEN() (RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN)
|
|
#define I2C_0_SDA_PORT GPIOB
|
|
#define I2C_0_SDA_PIN 7
|
|
#define I2C_0_SDA_AF 4
|
|
#define I2C_0_SDA_CLKEN() (RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN)
|
|
/** @} */
|
|
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|
|
|
|
#endif /* PERIPH_CONF_H_ */
|
|
/** @} */
|