mirror of
https://github.com/RIOT-OS/RIOT.git
synced 2024-12-29 04:50:03 +01:00
c2c2cc8592
Since https://github.com/RIOT-OS/RIOT/pull/20935 gpio_write() uses a `bool` instead of an `int`. This does the same treatment for `gpio_read()`. This does indeed add an instruction to `gpio_read()` implementations. However, users caring about an instruction more are better served with `gpio_ll_read()` anyway. And `gpio_read() == 1` is often seen in newcomer's code, which would now work as expected.
138 lines
2.7 KiB
C
138 lines
2.7 KiB
C
/*
|
|
* Copyright (C) 2016 Leon George
|
|
*
|
|
* This file is subject to the terms and conditions of the GNU Lesser
|
|
* General Public License v2.1. See the file LICENSE in the top level
|
|
* directory for more details.
|
|
*/
|
|
|
|
/**
|
|
* @ingroup cpu_cc26xx_cc13xx
|
|
* @ingroup drivers_periph_gpio
|
|
* @{
|
|
*
|
|
* @file
|
|
* @brief Low-level GPIO driver implementation
|
|
*
|
|
* @author Leon M. George <leon@georgemail.eu>
|
|
*
|
|
* @}
|
|
*/
|
|
|
|
#include "cpu.h"
|
|
#include "periph/gpio.h"
|
|
|
|
#include "cc26xx_cc13xx_power.h"
|
|
|
|
#define DOE_SHIFT (29U)
|
|
|
|
#ifdef MODULE_PERIPH_GPIO_IRQ
|
|
#define GPIO_ISR_CHAN_NUMOF (32)
|
|
|
|
/**
|
|
* @brief static callback memory
|
|
*/
|
|
static gpio_isr_ctx_t gpio_chan[GPIO_ISR_CHAN_NUMOF];
|
|
#endif /* MODULE_PERIPH_GPIO_IRQ */
|
|
|
|
int gpio_init(gpio_t pin, gpio_mode_t mode)
|
|
{
|
|
if ((unsigned int)pin > 31)
|
|
return -1;
|
|
|
|
/* enable peripherals power domain */
|
|
if (!power_is_domain_enabled(POWER_DOMAIN_PERIPHERALS)) {
|
|
power_enable_domain(POWER_DOMAIN_PERIPHERALS);
|
|
}
|
|
|
|
/* enable GPIO clock */
|
|
power_clock_enable_gpio();
|
|
|
|
/* configure the GPIO mode */
|
|
IOC->CFG[pin] = mode;
|
|
GPIO->DOE &= ~(1 << pin);
|
|
GPIO->DOE |= ((~(mode >> DOE_SHIFT) & 0x1) << pin);
|
|
|
|
return 0;
|
|
}
|
|
|
|
bool gpio_read(gpio_t pin)
|
|
{
|
|
if (GPIO->DOE & (1 << pin)) {
|
|
return (GPIO->DOUT >> pin) & 1;
|
|
}
|
|
else {
|
|
return (GPIO->DIN >> pin) & 1;
|
|
}
|
|
}
|
|
|
|
void gpio_set(gpio_t pin)
|
|
{
|
|
GPIO->DOUTSET = (1 << pin);
|
|
}
|
|
|
|
void gpio_clear(gpio_t pin)
|
|
{
|
|
GPIO->DOUTCLR = (1 << pin);
|
|
}
|
|
|
|
void gpio_toggle(gpio_t pin)
|
|
{
|
|
GPIO->DOUTTGL = (1 << pin);
|
|
}
|
|
|
|
void gpio_write(gpio_t pin, bool value)
|
|
{
|
|
if (value) {
|
|
GPIO->DOUTSET = (1 << pin);
|
|
} else {
|
|
GPIO->DOUTCLR = (1 << pin);
|
|
}
|
|
}
|
|
|
|
#ifdef MODULE_PERIPH_GPIO_IRQ
|
|
int gpio_init_int(gpio_t pin, gpio_mode_t mode, gpio_flank_t flank,
|
|
gpio_cb_t cb, void *arg)
|
|
{
|
|
int init = gpio_init(pin, mode);
|
|
if (init != 0)
|
|
return init;
|
|
|
|
NVIC_EnableIRQ(EDGE_DETECT_IRQN);
|
|
|
|
IOC->CFG[pin] |= flank;
|
|
|
|
gpio_chan[pin].cb = cb;
|
|
gpio_chan[pin].arg = arg;
|
|
|
|
/* clears the interrupt flag */
|
|
GPIO->EVFLAGS |= (1 << pin);
|
|
|
|
gpio_irq_enable(pin);
|
|
|
|
return 0;
|
|
}
|
|
|
|
void gpio_irq_enable(gpio_t pin)
|
|
{
|
|
IOC->CFG[pin] |= IOCFG_EDGEIRQ_ENABLE;
|
|
}
|
|
|
|
void gpio_irq_disable(gpio_t pin)
|
|
{
|
|
IOC->CFG[pin] &= ~IOCFG_EDGEIRQ_ENABLE;
|
|
}
|
|
|
|
void isr_edge(void)
|
|
{
|
|
for (unsigned pin = 0; pin < GPIO_ISR_CHAN_NUMOF; pin++) {
|
|
/* doc claims EVFLAGS will only be set for pins that have edge detection enabled */
|
|
if (GPIO->EVFLAGS & (1UL << pin)) {
|
|
GPIO->EVFLAGS |= (1UL << pin);
|
|
gpio_chan[pin].cb(gpio_chan[pin].arg);
|
|
}
|
|
}
|
|
cortexm_isr_end();
|
|
}
|
|
#endif /* MODULE_PERIPH_GPIO_IRQ */
|