mirror of
https://github.com/RIOT-OS/RIOT.git
synced 2024-12-29 04:50:03 +01:00
05f114d0af
- most were trivial
- missing group close or open
- extra space
- no doxygen comment
- name commad might open an implicit group
this hould also be implicit cosed but does not happen somtimes
- crazy: internal declared groups have to be closed internal
109 lines
2.1 KiB
C
109 lines
2.1 KiB
C
/*
|
|
* Copyright (C) 2016 Nicholas Jackson
|
|
* 2017 HAW Hamburg
|
|
*
|
|
* This file is subject to the terms and conditions of the GNU Lesser
|
|
* General Public License v2.1. See the file LICENSE in the top level
|
|
* directory for more details.
|
|
*/
|
|
|
|
/**
|
|
* @ingroup boards_cc1352_launchpad
|
|
* @{
|
|
*
|
|
* @file
|
|
* @brief Peripheral MCU configuration for TI CC1352 LaunchPad
|
|
*
|
|
* @author Nicholas Jackson <nicholas.jackson@griffithuni.edu.au>
|
|
* @author Sebastian Meiling <s@mlng.net>
|
|
*/
|
|
|
|
#ifndef PERIPH_CONF_H
|
|
#define PERIPH_CONF_H
|
|
|
|
#include "periph_cpu.h"
|
|
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
|
|
/**
|
|
* @name Clock configuration
|
|
* @{
|
|
*/
|
|
/* the main clock is fixed to 48MHZ */
|
|
#define CLOCK_CORECLOCK (48000000U)
|
|
/** @} */
|
|
|
|
/**
|
|
* @name Timer configuration
|
|
*
|
|
* General purpose timers (GPT[0-3]) are configured consecutively and in order
|
|
* (without gaps) starting from GPT0, i.e. if multiple timers are enabled.
|
|
*
|
|
* @{
|
|
*/
|
|
static const timer_conf_t timer_config[] = {
|
|
{
|
|
.cfg = GPT_CFG_16T,
|
|
.chn = 2,
|
|
},
|
|
{
|
|
.cfg = GPT_CFG_32T,
|
|
.chn = 1,
|
|
},
|
|
{
|
|
.cfg = GPT_CFG_16T,
|
|
.chn = 2,
|
|
},
|
|
{
|
|
.cfg = GPT_CFG_32T,
|
|
.chn = 1,
|
|
}
|
|
};
|
|
|
|
#define TIMER_NUMOF ARRAY_SIZE(timer_config)
|
|
/** @} */
|
|
|
|
/**
|
|
* @name UART configuration
|
|
*
|
|
* The TI CC1352 LaunchPad board only has access to a single UART device through
|
|
* the debugger, so all we need to configure are the RX and TX pins.
|
|
*
|
|
* Optionally we can enable hardware flow control, by using periph_uart_hw_fc
|
|
* module (USEMODULE += periph_uart_hw_fc) and defining pins for cts_pin and
|
|
* rts_pin.
|
|
* @{
|
|
*/
|
|
static const uart_conf_t uart_config[] = {
|
|
{
|
|
.regs = UART0,
|
|
.tx_pin = 13,
|
|
.rx_pin = 12,
|
|
#ifdef MODULE_PERIPH_UART_HW_FC
|
|
.rts_pin = GPIO_UNDEF,
|
|
.cts_pin = GPIO_UNDEF,
|
|
#endif
|
|
.intn = UART0_IRQN
|
|
}
|
|
};
|
|
#define UART_NUMOF ARRAY_SIZE(uart_config)
|
|
/** @} */
|
|
|
|
/**
|
|
* @name I2C configuration
|
|
* @{
|
|
*/
|
|
#define I2C_NUMOF (1)
|
|
#define I2C_SCL_PIN (4)
|
|
#define I2C_SDA_PIN (5)
|
|
/** @} */
|
|
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|
|
|
|
#endif /* PERIPH_CONF_H */
|
|
/** @} */
|