1
0
mirror of https://github.com/RIOT-OS/RIOT.git synced 2024-12-29 04:50:03 +01:00
RIOT/drivers/adxl345/include/adxl345_regs.h

191 lines
5.5 KiB
C

/*
* Copyright (C) 2017 Mesotic SAS
*
* This file is subject to the terms and conditions of the GNU Lesser
* General Public License v2.1. See the file LICENSE in the top level
* directory for more details.
*/
/**
* @ingroup drivers_adxl345
* @{
*
* @file
* @brief Register and bit definitions for the ADXL345
*
* @author Dylan Laduranty <dylan.laduranty@mesotic.com>
*/
#ifndef ADXL345_REGS_H
#define ADXL345_REGS_H
#ifdef __cplusplus
extern "C" {
#endif
/**
* @name Register addresses
* @{
*/
#define ACCEL_ADXL345_CHIP_ID_REG (0x00) /**< Device ID */
#define ACCEL_ADXL345_THRESH_TAP (0x1D) /**< Tap threshold */
#define ACCEL_ADXL345_OFFSET_X (0x1E) /**< X-axis offset */
#define ACCEL_ADXL345_OFFSET_Y (0x1F) /**< Y-axis offset */
#define ACCEL_ADXL345_OFFSET_Z (0x20) /**< Z-axis offset */
#define ACCEL_ADXL345_TAP_DUR (0x21) /**< Tap duration */
#define ACCEL_ADXL345_TAP_LAT (0x22) /**< Tap latency */
#define ACCEL_ADXL345_TAP_WIN (0x23) /**< Tap window */
#define ACCEL_ADXL345_THRESH_ACT (0x24) /**< Activity threshold */
#define ACCEL_ADXL345_THRESH_INACT (0x25) /**< Inactivity threshold */
#define ACCEL_ADXL345_TIME_INACT (0x26) /**< Inactivity time */
#define ACCEL_ADXL345_ACT_INACT_CTL (0x27) /**< Axis enable control for activity and inactivity detection */
#define ACCEL_ADXL345_THRESH_FF (0x28) /**< Free-fall threshold */
#define ACCEL_ADXL345_TIME_FF (0x29) /**< Free-fall time */
#define ACCEL_ADXL345_TAP_AXES (0x2A) /**< Axis control for single tap/double tap */
#define ACCEL_ADXL345_ACT_TAP_STATUS (0x2B) /**< Source of single tap/double tap */
#define ACCEL_ADXL345_BW_RATE (0x2C) /**< Data rate and power mode control */
#define ACCEL_ADXL345_POWER_CTL (0x2D) /**< Power-saving features control */
#define ACCEL_ADXL345_INT_ENABLE (0x2E) /**< Interrupt enable control */
#define ACCEL_ADXL345_INT_MAP (0x2F) /**< Interrupt mapping control */
#define ACCEL_ADXL345_INT_SOURCE (0x30) /**< Source of interrupts */
#define ACCEL_ADXL345_DATA_FORMAT (0x31) /**< Data format control */
#define ACCEL_ADXL345_DATA_X0 (0x32) /**< X-Axis Data 0 */
#define ACCEL_ADXL345_DATA_X1 (0x33) /**< X-Axis Data 1 */
#define ACCEL_ADXL345_DATA_Y0 (0x34) /**< Y-Axis Data 0 */
#define ACCEL_ADXL345_DATA_Y1 (0x35) /**< Y-Axis Data 1 */
#define ACCEL_ADXL345_DATA_Z0 (0x36) /**< Z-Axis Data 0 */
#define ACCEL_ADXL345_DATA_Z1 (0x37) /**< Z-Axis Data 1 */
#define ACCEL_ADXL345_FIFO_CTL (0x38) /**< FIFO control */
#define ACCEL_ADXL345_FIFO_STATUS (0x39) /**< FIFO status */
/** @} */
/**
* @name Device ID for ADXL345
* @{
*/
#define ACCEL_ADXL345_CHIP_ID (0xE5)
/** @} */
/**
* @name Resolution masks for output data
* @{
*/
#define RES_10_BITS (0x03FF)
#define RES_11_BITS (0x07FF)
#define RES_12_BITS (0x0FFF)
#define RES_13_BITS (0x1FFF)
/** @} */
/**
* @name bits definitions for ACT_INACT_CTL register
* @{
*/
#define INACT_Z_ENABLE (1 << 0)
#define INACT_Y_ENABLE (1 << 1)
#define INACT_X_ENABLE (1 << 2)
#define INACT_ACDC (1 << 3)
#define ACT_Z_ENABLE (1 << 4)
#define ACT_Y_ENABLE (1 << 5)
#define ACT_X_ENABLE (1 << 6)
#define ACT_ACDC (1 << 7)
/** @} */
/**
* @name bits definitions for TAP_AXES register
* @{
*/
#define TAP_Z_ENABLE (1 << 0)
#define TAP_Y_ENABLE (1 << 1)
#define TAP_X_ENABLE (1 << 2)
#define SUPPRESS (1 << 3)
#define TAP_ALL_ENABLE (TAP_Z_ENABLE|TAP_Y_ENABLE|TAP_X_ENABLE)
/** @} */
/**
* @name bits definitions for ACT_TAP_STATUS register
* @{
*/
#define TAP_Z_SRC (1 << 0)
#define TAP_Y_SRC (1 << 1)
#define TAP_X_SRC (1 << 2)
#define ASLEEP (1 << 3)
#define ACT_Z_SRC (1 << 4)
#define ACT_Y_SRC (1 << 5)
#define ACT_X_SRC (1 << 6)
/** @} */
/**
* @name bits definitions for BW_RATE register
* @{
*/
#define RATE_MASK (0x0F)
#define LOWPOWER (1 << 4)
/** @} */
/**
* @name bits definitions for PWR_CTL register
* @{
*/
#define WAKEUP_8HZ (0x00)
#define WAKEUP_4HZ (0x01)
#define WAKEUP_2HZ (0x02)
#define WAKEUP_1HZ (0x03)
#define SLEEP_BIT (1 << 2)
#define MEASURE_BIT (1 << 3)
#define AUTOSLEEP_BIT (1 << 4)
#define LINK_BIT (1 << 5)
/** @} */
/**
* @name interrupts pins definitions for INT_ENABLE, INT_MAP and INT_SOURCE
* registers
* @{
*/
#define OVERRUN (1 << 0)
#define WATERMARK (1 << 1)
#define FREEFALL (1 << 2)
#define INACTIVITY (1 << 3)
#define ACTIVITY (1 << 4)
#define DOUBLE_TAP (1 << 5)
#define SINGLE_TAP (1 << 6)
#define DATA_READY (1 << 7)
/** @} */
/**
* @name bits definitions for DATA_FORMAT register
* @{
*/
#define RANGE_MASK (0x03)
#define JUSTIFY (1 << 2)
#define FULL_RES (1 << 3)
#define INT_INVERT (1 << 5)
#define SPI_BIT (1 << 6)
#define SELF_TEST (1 << 7)
/** @} */
/**
* @name bits definitions for FIFO_CTL register
* @{
*/
#define SAMPLES_MASK (0x0F)
#define FIFO_TRIGGER_POS (4)
#define FIFO_TRIGGER (1 << FIFO_TRIGGER_POS)
#define FIFO_MODE_POS (6)
#define FIFO_MODE_MASK (0xC0)
/** @} */
/**
* @name bits definitions for FIFO_STATUS register
* @{
*/
#define FIFO_ENTRIES_MASK (0x3F)
#define FIFO_TRIG (1 << 7)
/** @} */
#ifdef __cplusplus
}
#endif
#endif /* ADXL345_REGS_H */
/** @} */