mirror of
https://github.com/RIOT-OS/RIOT.git
synced 2025-01-18 02:52:51 +01:00
b283b7784c
pkg, nordic_softdevice_ble: disable CFLAGS to omit compiler error
sys, pm_layered: fix casting nonscalar to the same type
cpu, stm32_common: fix type-limits, remove always true assert
cpu, stm32f4: fix pointer arithmetic in periph/i2c
drivers, at86rf2xx: fix type-limits where condition always true
saul, gpio: fix if no gpio configured for saul
cpu, saml21: add frequency check to periph/timer
driver, cc110x: fix unused param and type-limts errors
boards, wsn430-common: fix old-style-declaration
make: fix old style definition
drivers, sdcard_spi: fix old style typedef
driver, at30tse: remove unnecessary check
driver, nrf24: fix type-limit
driver, pn532: change buffer from char to uint8_t
tests/driver_sdcard: fix type limits
boards, feather-m0: add missing field inits
driver, tcs37727: fix type limits
pkg, emb6: disable some compiler warnings
tests/emb6: disable some compiler warings
pkg, openthread: fix sign compare and unused params
tests/trickle: fix struct init
tests/pthread_cooperation: fix type limits
board, mips-malta: remove feature periph_uart
shell: fix var size for netif command
gnrc, netif: fix sign-compare
gnrc, nib: fix sign-compare
shell: fix output in netif command
posix: fix type-limits in pthread_cond
115 lines
3.0 KiB
C
115 lines
3.0 KiB
C
/*
|
|
* board_init.c - Implementation of functions to init board.
|
|
* Copyright (C) 2013 Milan Babel <babel@inf.fu-berlin.de>
|
|
*
|
|
* This file is subject to the terms and conditions of the GNU Lesser
|
|
* General Public License v2.1. See the file LICENSE in the top level
|
|
* directory for more details.
|
|
*/
|
|
|
|
#include "cpu.h"
|
|
#include "irq.h"
|
|
#include "board.h"
|
|
#include "msp430.h"
|
|
#include "debug.h"
|
|
#include "uart_stdio.h"
|
|
|
|
static volatile uint32_t __msp430_cpu_speed = MSP430_INITIAL_CPU_SPEED;
|
|
|
|
void msp430_init_dco(void);
|
|
|
|
typedef enum {
|
|
MCLK_2MHZ_SCLK_1MHZ = 1000002uL,
|
|
MCLK_4MHZ_SCLK_1MHZ = 1000004uL,
|
|
MCLK_8MHZ_SCLK_1MHZ = 1000008uL,
|
|
MCLK_8MHZ_SCLK_8MHZ = 8000000uL
|
|
}speed_t;
|
|
|
|
static void msb_ports_init(void)
|
|
{
|
|
// Port 1: GDO, Flash, BSL TX
|
|
P1SEL = 0x02; // Port1 Select: 00000010 = 0x02
|
|
P1OUT = 0x00; // Port1 Output: 00000000 = 0x00
|
|
P1DIR = 0x87; // Port1 Direction: 10000111 = 0x87
|
|
|
|
// Port 2: GPIO, BSL RX, 1wire
|
|
P2SEL = 0x04; // Port2 Select: 00000100 = 0x04
|
|
P2OUT = 0x00; // Port2 Output: 00000000 = 0x00
|
|
P2DIR = 0xFF; // Port2 Direction: 11111111 = 0xFF
|
|
|
|
|
|
// Port 3: UART
|
|
P3SEL = 0xFE; // Port3 Select: 11111110 = 0xFE
|
|
P3OUT = 0x00; // Port3 Output: 00000000 = 0x00
|
|
P3DIR = 0xFF; // Port3 Direction: 11111111 = 0xFF
|
|
|
|
|
|
// Port 4: CS
|
|
P4SEL = 0x00; // Port4 Select: 00000000 = 0x00
|
|
P4OUT = 0x14; // Port4 Output: 00010100 = 0x14
|
|
P4DIR = 0xFF; // Port4 Direction: 11111111 = 0xFF
|
|
|
|
// Port 5: SPI, LED
|
|
P5SEL = 0x0E; // Port5 Select: 00001110 = 0x0E
|
|
P5OUT = 0x70; // Port5 Output: 01110000 = 0x70
|
|
P5DIR = 0x70; // Port5 Direction: 01110000 = 0x70
|
|
|
|
|
|
P6SEL = 0xFF; // Port6 Select: 11111111 = 0xFF
|
|
P6OUT = 0x00; // Port6 Output: 00000000 = 0x00
|
|
P6DIR = 0xFF; // Port6 Direction: 11111000 = 0xF8
|
|
|
|
}
|
|
|
|
void msp430_set_cpu_speed(uint32_t speed)
|
|
{
|
|
irq_disable();
|
|
__msp430_cpu_speed = speed;
|
|
msp430_init_dco();
|
|
irq_enable();
|
|
}
|
|
|
|
/*---------------------------------------------------------------------------*/
|
|
void msp430_init_dco(void)
|
|
{
|
|
/*----------------------- use external oszillator -------------------------*/
|
|
uint16_t i;
|
|
|
|
// Stop watchdog
|
|
WDTCTL = WDTPW + WDTHOLD;
|
|
|
|
BCSCTL1 = RSEL2;
|
|
|
|
// Wait for xtal to stabilize
|
|
do {
|
|
IFG1 &= ~OFIFG; // Clear oscillator fault flag
|
|
for (i = 0xFF; i > 0; i--); // Time for flag to set
|
|
}
|
|
while ((IFG1 & OFIFG) != 0); // Oscillator fault flag still set?
|
|
switch (__msp430_cpu_speed) {
|
|
case MCLK_2MHZ_SCLK_1MHZ:
|
|
BCSCTL2 = (SELM_2 | DIVM_2) | (SELS | DIVS_3);
|
|
break;
|
|
case MCLK_4MHZ_SCLK_1MHZ:
|
|
BCSCTL2 = (SELM_2 | DIVM_1) | (SELS | DIVS_3);
|
|
break;
|
|
case MCLK_8MHZ_SCLK_1MHZ:
|
|
BCSCTL2 = SELM_2 | (SELS | DIVS_3);
|
|
break;
|
|
default:
|
|
BCSCTL2 = SELM_2 + SELS; // MCLK and SMCLK = XT2 (safe)
|
|
break;
|
|
}
|
|
}
|
|
|
|
void board_init(void)
|
|
{
|
|
msp430_cpu_init();
|
|
msb_ports_init();
|
|
|
|
msp430_set_cpu_speed(MCLK_8MHZ_SCLK_8MHZ);
|
|
|
|
/* initialize STDIO over UART */
|
|
uart_stdio_init();
|
|
}
|