mirror of
https://github.com/RIOT-OS/RIOT.git
synced 2024-12-29 04:50:03 +01:00
db4d67c4fd
Added HiFive1 to BOARD_INSUFFICIENT_MEMORY list for examples and tests that are too big to fit build: fixed missing syscall and cpuid failures Added missing syscall stubs for nanostubs and fixed compile error with cpuid periph build: fixed whitespace error build: add hifive1 to more BOARD_INSUFFICIENT_MEMORY doc: fixed doxygen warnings Addressed Doxygen warnings in source file comments doc: more doxygen fixes doc: even more doxygen fixes doc: more changes build: fix pedantic and rdci_simple build failures make: exclude lua
101 lines
1.8 KiB
C
101 lines
1.8 KiB
C
/*
|
|
* Copyright (C) 2017 Ken Rabold
|
|
*
|
|
* This file is subject to the terms and conditions of the GNU Lesser General
|
|
* Public License v2.1. See the file LICENSE in the top level directory for more
|
|
* details.
|
|
*/
|
|
|
|
/**
|
|
* @ingroup boards_hifive
|
|
* @{
|
|
*
|
|
* @file
|
|
* @brief Peripheral specific definitions for the HiFive1 RISC-V board
|
|
*
|
|
* @author Ken Rabold
|
|
*/
|
|
|
|
#ifndef PERIPH_CONF_H
|
|
#define PERIPH_CONF_H
|
|
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
|
|
/**
|
|
* @name Core Clock configuration
|
|
* @{
|
|
*/
|
|
#define CLOCK_CORECLOCK (1600000ul)
|
|
/*
|
|
* #define CLOCK_CORECLOCK (20000000ul)
|
|
* #define CLOCK_CORECLOCK (27000000ul)
|
|
* #define CLOCK_CORECLOCK (38400000ul)
|
|
*/
|
|
/** @} */
|
|
|
|
/**
|
|
* @name Xtimer configuration
|
|
* @{
|
|
*/
|
|
#define XTIMER_DEV (0)
|
|
#define XTIMER_CHAN (0)
|
|
#define XTIMER_WIDTH (32)
|
|
#define XTIMER_HZ (32768ul)
|
|
/** @} */
|
|
|
|
/**
|
|
* @name Timer configuration
|
|
*
|
|
* @{
|
|
*/
|
|
#define TIMER_NUMOF (1)
|
|
/** @} */
|
|
|
|
/**
|
|
* @name RTT/RTC configuration
|
|
*
|
|
* @{
|
|
*/
|
|
#define RTT_NUMOF (1)
|
|
#define RTT_FREQUENCY (1) /* in Hz */
|
|
#define RTT_MAX_VALUE (0xFFFFFFFF)
|
|
#define RTT_INTR_PRIORITY (2)
|
|
|
|
#define RTC_NUMOF (1)
|
|
/** @} */
|
|
|
|
/**
|
|
* @name GPIO configuration
|
|
*
|
|
* @{
|
|
*/
|
|
#define GPIO_INTR_PRIORITY (3)
|
|
/** @} */
|
|
|
|
/**
|
|
* @name PWM configuration
|
|
*
|
|
* @{
|
|
*/
|
|
#define PWM_NUMOF (3)
|
|
/** @} */
|
|
|
|
/**
|
|
* @name UART configuration
|
|
*
|
|
* @{
|
|
*/
|
|
#define UART_NUMOF (2)
|
|
#define UART0_RX_INTR_PRIORITY (2)
|
|
#define UART1_RX_INTR_PRIORITY (2)
|
|
/** @} */
|
|
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|
|
|
|
#endif /* PERIPH_CONF_H */
|
|
/** @} */
|