1
0
mirror of https://github.com/RIOT-OS/RIOT.git synced 2024-12-29 04:50:03 +01:00
RIOT/boards/hifive1b/Makefile.include
Alexandre Abadie 2e7534ddee
boards/hifive1b: fix default serial port
The board provides a JLink adapter which is exposed as /dev/ttyACMx on Linux. STDIO UART is available on this port
2019-11-07 14:14:05 +01:00

17 lines
470 B
Makefile

# Uses UART0 for stdio input/output (comment out to disable)
USEMODULE += stdio_uart
# set default port depending on operating system
PORT_LINUX ?= /dev/ttyACM0
PORT_DARWIN ?= $(firstword $(sort $(wildcard /dev/tty.usbmodem*)))
# setup serial terminal
include $(RIOTMAKE)/tools/serial.inc.mk
# setup JLink for flashing
# export JLINK := JLink
export JLINK_DEVICE := FE310
export JLINK_IF := JTAG
export FLASH_ADDR := 0x20010000
include $(RIOTMAKE)/tools/jlink.inc.mk