mirror of
https://github.com/RIOT-OS/RIOT.git
synced 2024-12-29 04:50:03 +01:00
7db791476e
Signed-off-by: Jean Pierre Dudey <me@jeandudey.tech>
84 lines
3.8 KiB
C
84 lines
3.8 KiB
C
/******************************************************************************
|
|
* Filename: hw_cpu_tiprop_h
|
|
* Revised: 2017-01-31 09:37:48 +0100 (Tue, 31 Jan 2017)
|
|
* Revision: 48345
|
|
*
|
|
* Copyright (c) 2015 - 2017, Texas Instruments Incorporated
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are met:
|
|
*
|
|
* 1) Redistributions of source code must retain the above copyright notice,
|
|
* this list of conditions and the following disclaimer.
|
|
*
|
|
* 2) Redistributions in binary form must reproduce the above copyright notice,
|
|
* this list of conditions and the following disclaimer in the documentation
|
|
* and/or other materials provided with the distribution.
|
|
*
|
|
* 3) Neither the name of the ORGANIZATION nor the names of its contributors may
|
|
* be used to endorse or promote products derived from this software without
|
|
* specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
|
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
|
|
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
|
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
|
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
|
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
|
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
******************************************************************************/
|
|
|
|
#ifndef __HW_CPU_TIPROP_H__
|
|
#define __HW_CPU_TIPROP_H__
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// This section defines the register offsets of
|
|
// CPU_TIPROP component
|
|
//
|
|
//*****************************************************************************
|
|
// Internal
|
|
#define CPU_TIPROP_O_TRACECLKMUX 0x00000FF8
|
|
|
|
// Internal
|
|
#define CPU_TIPROP_O_DYN_CG 0x00000FFC
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// Register: CPU_TIPROP_O_TRACECLKMUX
|
|
//
|
|
//*****************************************************************************
|
|
// Field: [0] TRACECLK_N_SWV
|
|
//
|
|
// Internal. Only to be used through TI provided API.
|
|
// ENUMs:
|
|
// TRACECLK Internal. Only to be used through TI provided API.
|
|
// SWV Internal. Only to be used through TI provided API.
|
|
#define CPU_TIPROP_TRACECLKMUX_TRACECLK_N_SWV 0x00000001
|
|
#define CPU_TIPROP_TRACECLKMUX_TRACECLK_N_SWV_BITN 0
|
|
#define CPU_TIPROP_TRACECLKMUX_TRACECLK_N_SWV_M 0x00000001
|
|
#define CPU_TIPROP_TRACECLKMUX_TRACECLK_N_SWV_S 0
|
|
#define CPU_TIPROP_TRACECLKMUX_TRACECLK_N_SWV_TRACECLK 0x00000001
|
|
#define CPU_TIPROP_TRACECLKMUX_TRACECLK_N_SWV_SWV 0x00000000
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// Register: CPU_TIPROP_O_DYN_CG
|
|
//
|
|
//*****************************************************************************
|
|
// Field: [1:0] DYN_CG
|
|
//
|
|
// Internal. Only to be used through TI provided API.
|
|
#define CPU_TIPROP_DYN_CG_DYN_CG_W 2
|
|
#define CPU_TIPROP_DYN_CG_DYN_CG_M 0x00000003
|
|
#define CPU_TIPROP_DYN_CG_DYN_CG_S 0
|
|
|
|
|
|
#endif // __CPU_TIPROP__
|