mirror of
https://github.com/RIOT-OS/RIOT.git
synced 2025-01-16 17:12:45 +01:00
47b0b87d48
The MSB-A2 and the Avsextrem board once had support for using the USB interface of the LPC2387. The code setting up the USB clock has been unused for ages and is now defunct, as the required value for `USBCLKDivValue` is no longer present in RIOT's code base. This commits removes the defunct and unused code.
76 lines
1.6 KiB
C
76 lines
1.6 KiB
C
/*
|
|
* main.c - Main function of the SRF02 ultrasonic sensor project.
|
|
* Copyright (C) 2013 Zakaria Kasmi <zkasmi@inf.fu-berlin.de>
|
|
*
|
|
* This file is subject to the terms and conditions of the GNU Lesser
|
|
* General Public License v2.1. See the file LICENSE in the top level
|
|
* directory for more details.
|
|
*/
|
|
|
|
/**
|
|
* @ingroup boards_msba2
|
|
* @{
|
|
*/
|
|
|
|
/**
|
|
* @file
|
|
* @brief MSB-A2 board initialization
|
|
*
|
|
* @author Heiko Will
|
|
* @author Kaspar Schleiser <kaspar@schleiser.de>
|
|
* @author Michael Baar <baar@inf.fu-berlin.de>
|
|
* @author Zakaria Kasmi <zkasmi@inf.fu-berlin.de>
|
|
*
|
|
* @note $Id$
|
|
*/
|
|
|
|
#include "board.h"
|
|
#include "cpu.h"
|
|
#include "periph/init.h"
|
|
|
|
void bl_init_ports(void)
|
|
{
|
|
gpio_init_ports();
|
|
|
|
/* UART0 */
|
|
PINSEL0 |= BIT4 + BIT6; /* RxD0 and TxD0 */
|
|
PINSEL0 &= ~(BIT5 + BIT7);
|
|
|
|
/* LEDS */
|
|
FIO3DIR |= LED0_MASK;
|
|
FIO3DIR |= LED1_MASK;
|
|
|
|
LED0_OFF;
|
|
LED0_OFF;
|
|
periph_init();
|
|
}
|
|
|
|
void init_clks1(void)
|
|
{
|
|
/* Disconnect PLL */
|
|
PLLCON &= ~0x0002;
|
|
pllfeed();
|
|
|
|
/* Disable PLL */
|
|
PLLCON &= ~0x0001;
|
|
pllfeed();
|
|
|
|
SCS |= 0x20; /* Enable main OSC */
|
|
|
|
while (!(SCS & 0x40)); /* Wait until main OSC is usable */
|
|
|
|
/* select main OSC, 16MHz, as the PLL clock source */
|
|
CLKSRCSEL = 0x0001;
|
|
|
|
/* Setting Multiplier and Divider values */
|
|
PLLCFG = 0x0008; /* M=9 N=1 Fcco = 288 MHz */
|
|
pllfeed();
|
|
|
|
/* Enabling the PLL */
|
|
PLLCON = 0x0001;
|
|
pllfeed();
|
|
|
|
/* Set clock divider to 4 (value+1) */
|
|
CCLKCFG = CL_CPU_DIV - 1; /* Fcpu = 72 MHz */
|
|
}
|