mirror of
https://github.com/RIOT-OS/RIOT.git
synced 2024-12-29 04:50:03 +01:00
45270dada0
The RISC-V toolchain in riotdocker has issues with picolibc and
will still include newlib headers.
This leads to conflicts like
```
In file included from [01m[Knanostubs.c:22[m[K:
[01m[K/usr/local/picolibc/riscv-none-embed/include/stdio.h:270:23:[m[K [01;31m[Kerror: [m[Kconflicting types for '[01m[K__FILE[m[K'
typedef struct __file [01;31m[K__FILE[m[K;
[01;31m[K^~~~~~[m[K
In file included from [01m[K/opt/gnu-mcu-eclipse/riscv-none-gcc/8.2.0-2.2-20190521-0004/riscv-none-embed/include/reent.h:93[m[K,
from [01m[Knanostubs.c:20[m[K:
[01m[K/opt/gnu-mcu-eclipse/riscv-none-gcc/8.2.0-2.2-20190521-0004/riscv-none-embed/include/sys/reent.h:287:26:[m[K [01;36m[Knote: [m[Kprevious declaration of '[01m[K__FILE[m[K' was here
typedef struct __sFILE [01;36m[K__FILE[m[K;
[01;36m[K^~~~~~[m[K
```
The problem does not occur when installing both the toolchain and picolibc
directly from the Debian / Ubuntu repositories, but CI uses an older Ubuntu
version that does not have those packages yet, so it builds them manually.
Blacklist RISC-V until CI has been updated.
67 lines
1.4 KiB
Plaintext
67 lines
1.4 KiB
Plaintext
# Copyright (c) 2020 Inria
|
|
#
|
|
# This file is subject to the terms and conditions of the GNU Lesser
|
|
# General Public License v2.1. See the file LICENSE in the top level
|
|
# directory for more details.
|
|
#
|
|
|
|
config CPU_ARCH_RISCV
|
|
bool
|
|
select HAS_ARCH_RISCV
|
|
select HAS_PICOLIBC if '$(RIOT_CI_BUILD)' != '1'
|
|
|
|
config CPU_CORE_RV32M
|
|
bool
|
|
select CPU_ARCH_RISCV
|
|
select HAS_ARCH_32BIT
|
|
|
|
config CPU_FAM_FE310
|
|
bool
|
|
select CPU_CORE_RV32M
|
|
select HAS_CPU_FE310
|
|
select HAS_PERIPH_CPUID
|
|
select HAS_PERIPH_GPIO
|
|
select HAS_PERIPH_GPIO_IRQ
|
|
select HAS_PERIPH_PLIC
|
|
select HAS_PERIPH_PM
|
|
select HAS_PERIPH_WDT
|
|
select HAS_CPP
|
|
select HAS_LIBSTDCPP
|
|
select HAS_SSP
|
|
|
|
config CPU_MODEL_FE310_G000
|
|
bool
|
|
select CPU_FAM_FE310
|
|
|
|
config CPU_MODEL_FE310_G002
|
|
bool
|
|
select CPU_FAM_FE310
|
|
|
|
## Definition of specific features
|
|
config HAS_ARCH_RISCV
|
|
bool
|
|
help
|
|
Indicates that the current CPU has a RISC-V.
|
|
|
|
## Definition of specific features
|
|
config HAS_CPU_FE310
|
|
bool
|
|
help
|
|
Indicates that a 'fe310' cpu is being used.
|
|
|
|
config CPU_ARCH
|
|
default "risc-v" if CPU_ARCH_RISCV
|
|
|
|
config CPU_CORE
|
|
default "rv32m" if CPU_CORE_RV32M
|
|
|
|
config CPU_FAM
|
|
default "fe310" if CPU_FAM_FE310
|
|
|
|
config CPU_MODEL
|
|
default "fe310_g000" if CPU_MODEL_FE310_G000
|
|
default "fe310_g002" if CPU_MODEL_FE310_G002
|
|
|
|
config CPU
|
|
default "fe310" if CPU_FAM_FE310
|