mirror of
https://github.com/RIOT-OS/RIOT.git
synced 2024-12-29 04:50:03 +01:00
633aa8cd41
This is mostly based on the cc1352-launchpad boards, is essentially the same buttons and leds pins, what changes is the CCXML files used to flash with `make flash` and the UART pins. Signed-off-by: Jean Pierre Dudey <jeandudey@hotmail.com>
103 lines
2.1 KiB
C
103 lines
2.1 KiB
C
/*
|
|
* Copyright (C) 2016 Nicholas Jackson
|
|
* 2017 HAW Hamburg
|
|
* 2020 Locha Inc
|
|
*
|
|
* This file is subject to the terms and conditions of the GNU Lesser
|
|
* General Public License v2.1. See the file LICENSE in the top level
|
|
* directory for more details.
|
|
*/
|
|
|
|
/**
|
|
* @ingroup boards_cc1312_launchpad
|
|
* @{
|
|
*
|
|
* @file
|
|
* @brief Peripheral MCU configuration for TI CC1312 LaunchPad
|
|
*
|
|
* @author Nicholas Jackson <nicholas.jackson@griffithuni.edu.au>
|
|
* @author Sebastian Meiling <s@mlng.net>
|
|
* @author Jean Pierre Dudey <jeandudey@hotmail.com>
|
|
*/
|
|
|
|
#ifndef PERIPH_CONF_H
|
|
#define PERIPH_CONF_H
|
|
|
|
#include "periph_cpu.h"
|
|
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
|
|
/**
|
|
* @name Clock configuration
|
|
* @{
|
|
*/
|
|
/* the main clock is fixed to 48MHZ */
|
|
#define CLOCK_CORECLOCK (48000000U)
|
|
/** @} */
|
|
|
|
/**
|
|
* @name Timer configuration
|
|
*
|
|
* General purpose timers (GPT[0-3]) are configured consecutively and in order
|
|
* (without gaps) starting from GPT0, i.e. if multiple timers are enabled.
|
|
*
|
|
* @{
|
|
*/
|
|
static const timer_conf_t timer_config[] = {
|
|
{
|
|
.cfg = GPT_CFG_16T,
|
|
.chn = 2,
|
|
},
|
|
{
|
|
.cfg = GPT_CFG_32T,
|
|
.chn = 1,
|
|
},
|
|
{
|
|
.cfg = GPT_CFG_16T,
|
|
.chn = 2,
|
|
},
|
|
{
|
|
.cfg = GPT_CFG_32T,
|
|
.chn = 1,
|
|
}
|
|
};
|
|
|
|
#define TIMER_NUMOF ARRAY_SIZE(timer_config)
|
|
/** @} */
|
|
|
|
/**
|
|
* @name UART configuration
|
|
*
|
|
* The used LAUNCHXL-CC1312R board has available a single UART device throught
|
|
* the debugger, so all we need to configure are the RX and TX pins.
|
|
*
|
|
* Optionally we can enable hardware flow control, by setting UART_HW_FLOW_CTRL
|
|
* to 1 and defining pins for cts_pin and rts_pin.
|
|
*
|
|
* Add a second UART configuration if using external pins.
|
|
* @{
|
|
*/
|
|
|
|
static const uart_conf_t uart_config[] = {
|
|
{
|
|
.regs = UART0,
|
|
.tx_pin = 3,
|
|
.rx_pin = 2,
|
|
.rts_pin = 18, /* ignored when flow_control is 0 */
|
|
.cts_pin = 19, /* ignored when flow_control is 0 */
|
|
.flow_control = 0,
|
|
.intn = UART0_IRQN
|
|
}
|
|
};
|
|
#define UART_NUMOF ARRAY_SIZE(uart_config)
|
|
/** @} */
|
|
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|
|
|
|
#endif /* PERIPH_CONF_H */
|
|
/** @} */
|