mirror of
https://github.com/RIOT-OS/RIOT.git
synced 2024-12-29 04:50:03 +01:00
109 lines
2.5 KiB
C
109 lines
2.5 KiB
C
/*
|
|
* Copyright (C) 2014-2015 Freie Universität Berlin
|
|
*
|
|
* This file is subject to the terms and conditions of the GNU Lesser
|
|
* General Public License v2.1. See the file LICENSE in the top level
|
|
* directory for more details.
|
|
*/
|
|
|
|
/**
|
|
* @ingroup boards_udoo
|
|
* @{
|
|
*
|
|
* @file
|
|
* @brief Peripheral MCU configuration for the UDOO board
|
|
*
|
|
* @author Hauke Petersen <hauke.petersen@fu-berlin.de>
|
|
*/
|
|
|
|
#ifndef PERIPH_CONF_H
|
|
#define PERIPH_CONF_H
|
|
|
|
#include "periph_cpu.h"
|
|
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
|
|
/**
|
|
* @name Clock configuration
|
|
* @{
|
|
*/
|
|
/* targeted system core clock */
|
|
#define CLOCK_CORECLOCK (84000000UL)
|
|
/* external oscillator clock */
|
|
#define CLOCK_EXT_OSC (12000000UL)
|
|
/* define PLL configuration
|
|
*
|
|
* The values must fulfill this equation:
|
|
* CORECLOCK = (EXT_OCS / PLL_DIV) * (PLL_MUL + 1)
|
|
*/
|
|
#define CLOCK_PLL_MUL (83)
|
|
#define CLOCK_PLL_DIV (12)
|
|
|
|
/* number of wait states before flash read and write operations */
|
|
#define CLOCK_FWS (4) /* 4 is save for 84MHz */
|
|
/** @} */
|
|
|
|
/**
|
|
* @name Timer peripheral configuration
|
|
* @{
|
|
*/
|
|
static const timer_conf_t timer_config[] = {
|
|
/* dev, channel 0 ID */
|
|
{ TC0, ID_TC0 },
|
|
{ TC1, ID_TC3 },
|
|
};
|
|
|
|
#define TIMER_0_ISR isr_tc0
|
|
#define TIMER_1_ISR isr_tc3
|
|
|
|
#define TIMER_NUMOF (sizeof(timer_config) / sizeof(timer_config[0]))
|
|
/** @} */
|
|
|
|
/**
|
|
* @name UART configuration
|
|
* @{
|
|
*/
|
|
static const uart_conf_t uart_config[] = {
|
|
/* device, rx port, tx port, rx pin, tx pin, mux, PMC bit, IRGn line */
|
|
{(Uart *)UART, PIOA, PIOA, 8, 9, GPIO_MUX_A, ID_UART, UART_IRQn},
|
|
{(Uart *)USART0, PIOA, PIOA, 10, 11, GPIO_MUX_A, ID_USART0, USART0_IRQn},
|
|
{(Uart *)USART1, PIOA, PIOA, 12, 13, GPIO_MUX_A, ID_USART1, USART1_IRQn},
|
|
{(Uart *)USART3, PIOD, PIOD, 4, 5, GPIO_MUX_B, ID_USART3, USART3_IRQn}
|
|
};
|
|
|
|
/* define interrupt vectors */
|
|
#define UART_0_ISR isr_uart
|
|
#define UART_1_ISR isr_usart0
|
|
#define UART_2_ISR isr_usart1
|
|
#define UART_3_ISR isr_usart3
|
|
|
|
#define UART_NUMOF (sizeof(uart_config) / sizeof(uart_config[0]))
|
|
/** @} */
|
|
|
|
/**
|
|
* @name SPI configuration
|
|
* @{
|
|
*/
|
|
static const spi_conf_t spi_config[] = {
|
|
{
|
|
.dev = SPI0,
|
|
.id = ID_SPI0,
|
|
.clk = GPIO_PIN(PA, 25),
|
|
.mosi = GPIO_PIN(PA, 26),
|
|
.miso = GPIO_PIN(PA, 27),
|
|
.mux = GPIO_MUX_A
|
|
}
|
|
};
|
|
|
|
#define SPI_NUMOF (sizeof(spi_config) / sizeof(spi_config[0]))
|
|
/** @} */
|
|
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|
|
|
|
#endif /* PERIPH_CONF_H */
|
|
/** @} */
|