mirror of
https://github.com/RIOT-OS/RIOT.git
synced 2024-12-29 04:50:03 +01:00
76 lines
1.6 KiB
C
76 lines
1.6 KiB
C
/*
|
|
* Copyright (C) 2018 Inria
|
|
*
|
|
* This file is subject to the terms and conditions of the GNU Lesser
|
|
* General Public License v2.1. See the file LICENSE in the top level
|
|
* directory for more details.
|
|
*/
|
|
|
|
/**
|
|
* @ingroup cpu_atmega_common
|
|
* @ingroup drivers_periph_eeprom
|
|
* @{
|
|
*
|
|
* @file
|
|
* @brief Low-level EEPROM driver implementation for ATmega family
|
|
*
|
|
* @author Alexandre Abadie <alexandre.abadie@inria.fr>
|
|
* @}
|
|
*/
|
|
|
|
#include <stdint.h>
|
|
#include <assert.h>
|
|
|
|
#include "cpu.h"
|
|
#include "periph/eeprom.h"
|
|
|
|
#define ENABLE_DEBUG 0
|
|
#include "debug.h"
|
|
|
|
size_t eeprom_read(uint32_t pos, void *data, size_t len)
|
|
{
|
|
assert(pos + len <= EEPROM_SIZE);
|
|
|
|
uint8_t *p = data;
|
|
|
|
DEBUG("Reading data from EEPROM at pos %" PRIu32 ": ", pos);
|
|
for (size_t i = 0; i < len; i++) {
|
|
while (EECR & (1 << EEPE)) {}
|
|
|
|
/* Set up address register */
|
|
EEAR = pos++;
|
|
|
|
/* Start eeprom read by writing EERE */
|
|
EECR |= (1 << EERE);
|
|
*p++ = (uint8_t)EEDR;
|
|
DEBUG("0x%02X ", EEDR);
|
|
}
|
|
DEBUG("\n");
|
|
|
|
return len;
|
|
}
|
|
|
|
size_t eeprom_write(uint32_t pos, const void *data, size_t len)
|
|
{
|
|
assert(pos + len <= EEPROM_SIZE);
|
|
|
|
uint8_t *p = (uint8_t *)data;
|
|
|
|
for (size_t i = 0; i < len; i++) {
|
|
/* Wait for completion of previous operation */
|
|
while (EECR & (1 << EEPE)) {}
|
|
|
|
/* Set up address and Data Registers */
|
|
EEAR = pos++;
|
|
EEDR = *p++;
|
|
|
|
/* Write logical one to EEMPE */
|
|
EECR |= (1 << EEMPE);
|
|
|
|
/* Start eeprom write by setting EEPE */
|
|
EECR |= (1 << EEPE);
|
|
}
|
|
|
|
return len;
|
|
}
|