mirror of
https://github.com/RIOT-OS/RIOT.git
synced 2024-12-29 04:50:03 +01:00
69 lines
1.5 KiB
C
69 lines
1.5 KiB
C
/*
|
|
* Copyright (C) 2016 Freie Universität Berlin
|
|
* 2017 Inria
|
|
*
|
|
* This file is subject to the terms and conditions of the GNU Lesser General
|
|
* Public License v2.1. See the file LICENSE in the top level directory for more
|
|
* details.
|
|
*/
|
|
|
|
/**
|
|
* @defgroup cpu_stm32l0 STM32L0
|
|
* @brief STM32L0 specific code
|
|
* @ingroup cpu
|
|
* @{
|
|
*
|
|
* @file
|
|
* @brief Implementation specific CPU configuration options
|
|
*
|
|
* @author Hauke Petersen <hauke.pertersen@fu-berlin.de>
|
|
* @author Alexandre Abadie <alexandre.abadie@inria.fr>
|
|
*/
|
|
|
|
#ifndef CPU_CONF_H
|
|
#define CPU_CONF_H
|
|
|
|
#include "cpu_conf_common.h"
|
|
|
|
#include "vendor/stm32l0xx.h"
|
|
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
|
|
/**
|
|
* @brief ARM Cortex-M specific CPU configuration
|
|
* @{
|
|
*/
|
|
#define CPU_DEFAULT_IRQ_PRIO (1U)
|
|
#if defined(CPU_LINE_STM32L031xx)
|
|
#define CPU_IRQ_NUMOF (30U)
|
|
#else
|
|
#define CPU_IRQ_NUMOF (32U)
|
|
#endif
|
|
#define CPU_FLASH_BASE FLASH_BASE
|
|
/** @} */
|
|
|
|
/**
|
|
* @name Flash page configuration
|
|
* @{
|
|
*/
|
|
#define FLASHPAGE_SIZE (128U)
|
|
|
|
#define FLASHPAGE_NUMOF (STM32_FLASHSIZE / FLASHPAGE_SIZE)
|
|
|
|
/* The minimum block size which can be written is 4B. However, the erase
|
|
* block is always FLASHPAGE_SIZE.
|
|
*/
|
|
#define FLASHPAGE_RAW_BLOCKSIZE (4U)
|
|
/* Writing should be always 4 byte aligned */
|
|
#define FLASHPAGE_RAW_ALIGNMENT (4U)
|
|
/** @} */
|
|
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|
|
|
|
#endif /* CPU_CONF_H */
|
|
/** @} */
|