mirror of
https://github.com/RIOT-OS/RIOT.git
synced 2025-01-17 17:52:47 +01:00
45b353c6ef
The MSP430 vendor files already provide macros containing register constants and symbols (provided via linker scripts) containing addresses of peripheral registers. So lets make use of that rather than maintaining a long list of constants.
98 lines
2.3 KiB
C
98 lines
2.3 KiB
C
/*
|
|
* Copyright (C) 2014 INRIA
|
|
* 2015 Freie Universität Berlin
|
|
*
|
|
* This file is subject to the terms and conditions of the GNU Lesser General
|
|
* Public License v2.1. See the file LICENSE in the top level directory for more
|
|
* details.
|
|
*/
|
|
|
|
/**
|
|
* @ingroup boards_olimex_msp430_h2618
|
|
* @{
|
|
*
|
|
* @file
|
|
* @brief Olimex-MSP430-H2618 peripheral configuration
|
|
*
|
|
* @author Marian Buschsieweke <marian.buschsieweke@posteo.net>
|
|
*/
|
|
|
|
#ifndef PERIPH_CONF_H
|
|
#define PERIPH_CONF_H
|
|
|
|
#include "periph_cpu.h"
|
|
#include "macros/units.h"
|
|
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
|
|
#define CLOCK_CORECLOCK msp430_dco_freq
|
|
|
|
/**
|
|
* @brief Clock configuration
|
|
*/
|
|
static const msp430_clock_params_t clock_params = {
|
|
.target_dco_frequency = MHZ(16),
|
|
.lfxt1_frequency = 32768,
|
|
.main_clock_source = MAIN_CLOCK_SOURCE_DCOCLK,
|
|
.submain_clock_source = SUBMAIN_CLOCK_SOURCE_DCOCLK,
|
|
.main_clock_divier = MAIN_CLOCK_DIVIDE_BY_1,
|
|
.submain_clock_divier = SUBMAIN_CLOCK_DIVIDE_BY_1,
|
|
.auxiliary_clock_divier = AUXILIARY_CLOCK_DIVIDE_BY_1,
|
|
};
|
|
|
|
/**
|
|
* @name Timer configuration
|
|
* @{
|
|
*/
|
|
#define TIMER_NUMOF (1U)
|
|
#define TIMER_BASE (&TIMER_A)
|
|
#define TIMER_CHAN (3)
|
|
#define TIMER_ISR_CC0 (TIMERA0_VECTOR)
|
|
#define TIMER_ISR_CCX (TIMERA1_VECTOR)
|
|
/** @} */
|
|
|
|
/**
|
|
* @name UART configuration
|
|
* @{
|
|
*/
|
|
#define UART_NUMOF (1U)
|
|
|
|
#define UART_BASE (&USCI_A0)
|
|
#define UART_IE (IE2)
|
|
#define UART_IF (IFG2)
|
|
#define UART_IE_RX_BIT (1 << 0)
|
|
#define UART_IE_TX_BIT (1 << 1)
|
|
#define UART_RX_PORT (&PORT_3)
|
|
#define UART_RX_PIN (1 << 5)
|
|
#define UART_TX_PORT (&PORT_3)
|
|
#define UART_TX_PIN (1 << 4)
|
|
#define UART_RX_ISR (USCIAB0RX_VECTOR)
|
|
#define UART_TX_ISR (USCIAB0TX_VECTOR)
|
|
/** @} */
|
|
|
|
/**
|
|
* @name SPI configuration
|
|
* @{
|
|
*/
|
|
#define SPI_NUMOF (1U)
|
|
|
|
/* SPI configuration */
|
|
#define SPI_BASE (&USCI_B0)
|
|
#define SPI_IE (IE2)
|
|
#define SPI_IF (IFG2)
|
|
#define SPI_IE_RX_BIT (1 << 2)
|
|
#define SPI_IE_TX_BIT (1 << 3)
|
|
#define SPI_PIN_MISO GPIO_PIN(P3, 2)
|
|
#define SPI_PIN_MOSI GPIO_PIN(P3, 1)
|
|
#define SPI_PIN_CLK GPIO_PIN(P3, 3)
|
|
/** @} */
|
|
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|
|
|
|
#endif /* PERIPH_CONF_H */
|
|
/** @} */
|