mirror of
https://github.com/RIOT-OS/RIOT.git
synced 2024-12-29 04:50:03 +01:00
e246c19fe1
Rework SPI periph driver to use proper RIOT GPIO API functions.
Also cleanup header files by using vendor defines and remove
obsolete code. Further, adapt board config accordingly.
157 lines
3.4 KiB
C
157 lines
3.4 KiB
C
/*
|
|
* Copyright (C) 2014 Freie Universität Berlin
|
|
* Copyright (C) 2018 HAW Hamburg
|
|
*
|
|
* This file is subject to the terms and conditions of the GNU Lesser General
|
|
* Public License v2.1. See the file LICENSE in the top level directory for more
|
|
* details.
|
|
*/
|
|
|
|
/**
|
|
* @ingroup boards_openmote-b
|
|
* @{
|
|
*
|
|
* @file
|
|
* @brief Peripheral MCU configuration for the OpenMote-B board
|
|
*
|
|
* @author Hauke Petersen <hauke.petersen@fu-berlin.de>
|
|
* @author Sebastian Meiling <s@mlng.net>
|
|
* @author Kevin Weiss <kevin.weiss@haw-hamburg.de>
|
|
*/
|
|
|
|
#ifndef PERIPH_CONF_H
|
|
#define PERIPH_CONF_H
|
|
|
|
#include "cc2538_gpio.h"
|
|
#include "periph_cpu.h"
|
|
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
|
|
/**
|
|
* @name Clock system configuration
|
|
* @{
|
|
*/
|
|
#define CLOCK_CORECLOCK (32000000U) /* desired core clock frequency, 32MHz */
|
|
/** @} */
|
|
|
|
/**
|
|
* @name Timer configuration
|
|
*
|
|
* General purpose timers (GPT[0-3]) are configured consecutively and
|
|
* in order (without gaps) starting from GPT0, i.e. if multiple timers are enabled.
|
|
*
|
|
* @{
|
|
*/
|
|
static const timer_conf_t timer_config[] = {
|
|
{
|
|
.chn = 2,
|
|
.cfg = GPTMCFG_16_BIT_TIMER, /* required for XTIMER */
|
|
},
|
|
{
|
|
.chn = 1,
|
|
.cfg = GPTMCFG_32_BIT_TIMER,
|
|
},
|
|
{
|
|
.chn = 2,
|
|
.cfg = GPTMCFG_16_BIT_TIMER,
|
|
},
|
|
{
|
|
.chn = 1,
|
|
.cfg = GPTMCFG_32_BIT_TIMER,
|
|
},
|
|
};
|
|
|
|
#define TIMER_NUMOF (sizeof(timer_config) / sizeof(timer_config[0]))
|
|
#define TIMER_IRQ_PRIO 1
|
|
/** @} */
|
|
|
|
/**
|
|
* @name ADC configuration
|
|
* @{
|
|
*/
|
|
#define SOC_ADC_ADCCON_REF SOC_ADC_ADCCON_REF_AVDD5
|
|
|
|
static const adc_conf_t adc_config[] = {
|
|
GPIO_PIN(1, 0), /**< GPIO_PB0 = GPIO0_PIN */
|
|
GPIO_PIN(1, 1), /**< GPIO_PB1 = GPIO1_PIN */
|
|
GPIO_PIN(1, 2), /**< GPIO_PB2 = GPIO2_PIN */
|
|
GPIO_PIN(1, 3), /**< GPIO_PB3 = GPIO3_PIN */
|
|
GPIO_PIN(2, 3), /**< GPIO_PC3 = GPIO4_PIN */
|
|
GPIO_PIN(0, 7), /**< GPIO_PA7 = GPIO5_PIN */
|
|
|
|
};
|
|
|
|
#define ADC_NUMOF (sizeof(adc_config) / sizeof(adc_config[0]))
|
|
/** @} */
|
|
|
|
/**
|
|
* @name UART configuration
|
|
* @{
|
|
*/
|
|
static const uart_conf_t uart_config[] = {
|
|
{
|
|
.dev = UART0_BASEADDR,
|
|
.rx_pin = GPIO_PIN(0, 0),
|
|
.tx_pin = GPIO_PIN(0, 1),
|
|
.cts_pin = GPIO_UNDEF,
|
|
.rts_pin = GPIO_UNDEF
|
|
}
|
|
};
|
|
|
|
/* interrupt function name mapping */
|
|
#define UART_0_ISR isr_uart0
|
|
|
|
/* macros common across all UARTs */
|
|
#define UART_NUMOF (sizeof(uart_config) / sizeof(uart_config[0]))
|
|
/** @} */
|
|
|
|
/**
|
|
* @name I2C configuration
|
|
* @{
|
|
*/
|
|
#define I2C_IRQ_PRIO 1
|
|
|
|
static const i2c_conf_t i2c_config[] = {
|
|
{
|
|
.speed = I2C_SPEED_FAST, /**< bus speed */
|
|
.scl_pin = GPIO_PIN(1, 5), /* SI7006 Temp/RH sensor */
|
|
.sda_pin = GPIO_PIN(1, 4) /* SI7006 Temp/RH sensor */
|
|
},
|
|
};
|
|
|
|
#define I2C_NUMOF (sizeof(i2c_config) / sizeof(i2c_config[0]))
|
|
/** @} */
|
|
|
|
/**
|
|
* @name SPI configuration
|
|
* @{
|
|
*/
|
|
static const spi_conf_t spi_config[] = {
|
|
{
|
|
.num = 0,
|
|
.mosi_pin = GPIO_PIN(0, 5),
|
|
.miso_pin = GPIO_PIN(0, 4),
|
|
.sck_pin = GPIO_PIN(0, 2),
|
|
.cs_pin = GPIO_PIN(0, 3)
|
|
},
|
|
};
|
|
|
|
#define SPI_NUMOF (sizeof(spi_config) / sizeof(spi_config[0]))
|
|
/** @} */
|
|
|
|
/**
|
|
* @name Radio peripheral configuration
|
|
* @{
|
|
*/
|
|
#define RADIO_IRQ_PRIO 1
|
|
/** @} */
|
|
|
|
#ifdef __cplusplus
|
|
} /* end extern "C" */
|
|
#endif
|
|
|
|
#endif /* PERIPH_CONF_H */
|
|
/** @} */
|