mirror of
https://github.com/RIOT-OS/RIOT.git
synced 2024-12-29 04:50:03 +01:00
179 lines
4.3 KiB
C
179 lines
4.3 KiB
C
/*
|
|
* Copyright (C) 2015 Kaspar Schleiser <kaspar@schleiser.de>
|
|
* 2015 FreshTemp, LLC.
|
|
* 2014-2016 Freie Universität Berlin
|
|
*
|
|
* This file is subject to the terms and conditions of the GNU Lesser
|
|
* General Public License v2.1. See the file LICENSE in the top level
|
|
* directory for more details.
|
|
*/
|
|
|
|
/**
|
|
* @ingroup boards_saml21-xpro
|
|
* @{
|
|
*
|
|
* @file
|
|
* @brief Peripheral MCU configuration for the Atmel SAM L21 Xplained Pro board
|
|
*
|
|
* @author Thomas Eichinger <thomas.eichinger@fu-berlin.de>
|
|
* @author Kaspar Schleiser <kaspar@schleiser.de>
|
|
* @author Hauke Petersen <hauke.petersen@fu-berlin.de>
|
|
*/
|
|
|
|
#ifndef PERIPH_CONF_H
|
|
#define PERIPH_CONF_H
|
|
|
|
#include "periph_cpu.h"
|
|
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
|
|
/**
|
|
* @brief GCLK reference speed
|
|
*/
|
|
#define CLOCK_CORECLOCK (16000000U)
|
|
|
|
/**
|
|
* @name Timer peripheral configuration
|
|
* @{
|
|
*/
|
|
static const tc32_conf_t timer_config[] = {
|
|
{ /* Timer 0 - System Clock */
|
|
.dev = TC0,
|
|
.irq = TC0_IRQn,
|
|
.mclk = &MCLK->APBCMASK.reg,
|
|
.mclk_mask = MCLK_APBCMASK_TC0 | MCLK_APBCMASK_TC1,
|
|
.gclk_id = TC0_GCLK_ID,
|
|
.gclk_src = GCLK_PCHCTRL_GEN(0),
|
|
.prescaler = TC_CTRLA_PRESCALER(4),
|
|
.flags = TC_CTRLA_MODE_COUNT32,
|
|
}
|
|
};
|
|
|
|
/* Timer 0 configuration */
|
|
#define TIMER_0_CHANNELS 2
|
|
#define TIMER_0_ISR isr_tc0
|
|
#define TIMER_NUMOF ARRAY_SIZE(timer_config)
|
|
/** @} */
|
|
|
|
/**
|
|
* @name UART configuration
|
|
* @{
|
|
*/
|
|
static const uart_conf_t uart_config[] = {
|
|
{ /* Virtual COM Port */
|
|
.dev = &SERCOM3->USART,
|
|
.rx_pin = GPIO_PIN(PA,23),
|
|
.tx_pin = GPIO_PIN(PA,22),
|
|
.mux = GPIO_MUX_C,
|
|
.rx_pad = UART_PAD_RX_1,
|
|
.tx_pad = UART_PAD_TX_0,
|
|
.flags = UART_FLAG_NONE,
|
|
.gclk_src = GCLK_PCHCTRL_GEN_GCLK0
|
|
},
|
|
{ /* EXT1 header */
|
|
.dev = &SERCOM4->USART,
|
|
.rx_pin = GPIO_PIN(PB, 9),
|
|
.tx_pin = GPIO_PIN(PB, 8),
|
|
.mux = GPIO_MUX_D,
|
|
.rx_pad = UART_PAD_RX_1,
|
|
.tx_pad = UART_PAD_TX_0,
|
|
.flags = UART_FLAG_NONE,
|
|
.gclk_src = GCLK_PCHCTRL_GEN_GCLK0
|
|
}
|
|
};
|
|
|
|
/* interrupt function name mapping */
|
|
#define UART_0_ISR isr_sercom3
|
|
#define UART_1_ISR isr_sercom4
|
|
|
|
#define UART_NUMOF ARRAY_SIZE(uart_config)
|
|
/** @} */
|
|
|
|
/**
|
|
* @name SPI configuration
|
|
* @{
|
|
*/
|
|
static const spi_conf_t spi_config[] = {
|
|
{
|
|
.dev = &(SERCOM0->SPI),
|
|
.miso_pin = GPIO_PIN(PA, 4),
|
|
.mosi_pin = GPIO_PIN(PA, 6),
|
|
.clk_pin = GPIO_PIN(PA, 7),
|
|
.miso_mux = GPIO_MUX_D,
|
|
.mosi_mux = GPIO_MUX_D,
|
|
.clk_mux = GPIO_MUX_D,
|
|
.miso_pad = SPI_PAD_MISO_0,
|
|
.mosi_pad = SPI_PAD_MOSI_2_SCK_3
|
|
|
|
}
|
|
};
|
|
|
|
#define SPI_NUMOF ARRAY_SIZE(spi_config)
|
|
/** @} */
|
|
|
|
/**
|
|
* @name I2C configuration
|
|
* @{
|
|
*/
|
|
static const i2c_conf_t i2c_config[] = {
|
|
{
|
|
.dev = &(SERCOM2->I2CM),
|
|
.speed = I2C_SPEED_NORMAL,
|
|
.scl_pin = GPIO_PIN(PA, 9),
|
|
.sda_pin = GPIO_PIN(PA, 8),
|
|
.mux = GPIO_MUX_D,
|
|
.gclk_src = GCLK_PCHCTRL_GEN_GCLK0,
|
|
.flags = I2C_FLAG_NONE
|
|
}
|
|
};
|
|
|
|
#define I2C_NUMOF ARRAY_SIZE(i2c_config)
|
|
/** @} */
|
|
|
|
/**
|
|
* @name RTC configuration
|
|
* @{
|
|
*/
|
|
#define EXTERNAL_OSC32_SOURCE 1
|
|
#define INTERNAL_OSC32_SOURCE 0
|
|
#define ULTRA_LOW_POWER_INTERNAL_OSC_SOURCE 0
|
|
/** @} */
|
|
|
|
/**
|
|
* @name RTT configuration
|
|
* @{
|
|
*/
|
|
#define RTT_FREQUENCY (32768U)
|
|
#define RTT_MAX_VALUE (0xffffffffU)
|
|
/** @} */
|
|
|
|
/**
|
|
* @name ADC Configuration
|
|
* @{
|
|
*/
|
|
|
|
/* ADC Default values */
|
|
#define ADC_PRESCALER ADC_CTRLB_PRESCALER_DIV256
|
|
|
|
#define ADC_NEG_INPUT ADC_INPUTCTRL_MUXNEG(0x18u)
|
|
#define ADC_REF_DEFAULT ADC_REFCTRL_REFSEL_INTVCC2
|
|
|
|
static const adc_conf_chan_t adc_channels[] = {
|
|
/* port, pin, muxpos */
|
|
{GPIO_PIN(PA, 10), ADC_INPUTCTRL_MUXPOS(ADC_INPUTCTRL_MUXPOS_AIN18)},
|
|
{GPIO_PIN(PA, 11), ADC_INPUTCTRL_MUXPOS(ADC_INPUTCTRL_MUXPOS_AIN19)},
|
|
{GPIO_PIN(PA, 2), ADC_INPUTCTRL_MUXPOS(ADC_INPUTCTRL_MUXPOS_AIN0)}
|
|
};
|
|
|
|
#define ADC_NUMOF ARRAY_SIZE(adc_channels)
|
|
/** @} */
|
|
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|
|
|
|
#endif /* PERIPH_CONF_H */
|
|
/** @} */
|