mirror of
https://github.com/RIOT-OS/RIOT.git
synced 2025-01-18 12:52:44 +01:00
116 lines
2.4 KiB
C
116 lines
2.4 KiB
C
/*
|
|
* Copyright (C) 2016 OTA keys
|
|
*
|
|
* This file is subject to the terms and conditions of the GNU Lesser
|
|
* General Public License v2.1. See the file LICENSE in the top level
|
|
* directory for more details.
|
|
*/
|
|
|
|
/**
|
|
* @ingroup boards_nucleo-f042
|
|
* @{
|
|
*
|
|
* @file
|
|
* @brief Peripheral MCU configuration for the nucleo-f042 board
|
|
*
|
|
* @author Vincent Dupont <vincent@otakeys.com>
|
|
*/
|
|
|
|
#ifndef PERIPH_CONF_H_
|
|
#define PERIPH_CONF_H_
|
|
|
|
#include "periph_cpu.h"
|
|
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
|
|
/**
|
|
* @name Clock system configuration
|
|
* @{
|
|
*/
|
|
#define CLOCK_HSI (8000000U) /* internal oscillator */
|
|
#define CLOCK_CORECLOCK (48000000U) /* desired core clock frequency */
|
|
|
|
/* the actual PLL values are automatically generated */
|
|
#define CLOCK_PLL_MUL (CLOCK_CORECLOCK / CLOCK_HSI)
|
|
|
|
/* bus clocks for simplified peripheral initialization, UPDATE MANUALLY! */
|
|
#define CLOCK_AHB (CLOCK_CORECLOCK / 1)
|
|
#define CLOCK_APB1 (CLOCK_CORECLOCK / 1)
|
|
#define CLOCK_APB2 (CLOCK_CORECLOCK / 1)
|
|
/** @} */
|
|
|
|
/**
|
|
* @brief Timer configuration
|
|
* @{
|
|
*/
|
|
static const timer_conf_t timer_config[] = {
|
|
{
|
|
.dev = TIM2,
|
|
.max = 0xffffffff,
|
|
.rcc_mask = RCC_APB1ENR_TIM2EN,
|
|
.bus = APB1,
|
|
.irqn = TIM2_IRQn
|
|
}
|
|
};
|
|
|
|
#define TIMER_0_ISR isr_tim2
|
|
|
|
#define TIMER_NUMOF (sizeof(timer_config) / sizeof(timer_config[0]))
|
|
/** @} */
|
|
|
|
/**
|
|
* @brief UART configuration
|
|
* @{
|
|
*/
|
|
static const uart_conf_t uart_config[] = {
|
|
{
|
|
.dev = USART2,
|
|
.rcc_mask = RCC_APB1ENR_USART2EN,
|
|
.rx_pin = GPIO_PIN(PORT_A, 15),
|
|
.tx_pin = GPIO_PIN(PORT_A, 2),
|
|
.rx_af = GPIO_AF1,
|
|
.tx_af = GPIO_AF1,
|
|
.bus = APB1,
|
|
.irqn = USART2_IRQn
|
|
},
|
|
};
|
|
|
|
#define UART_0_ISR (isr_usart2)
|
|
|
|
#define UART_NUMOF (sizeof(uart_config) / sizeof(uart_config[0]))
|
|
/** @} */
|
|
|
|
/**
|
|
* @name RTC configuration
|
|
* @{
|
|
*/
|
|
/**
|
|
* Nucleo-f042 does not have any LSE, current RTC driver does not support LSI as
|
|
* clock source, so disabling RTC.
|
|
*/
|
|
#define RTC_NUMOF (0U)
|
|
/** @} */
|
|
|
|
/**
|
|
* @brief ADC configuration
|
|
* @{
|
|
*/
|
|
#define ADC_NUMOF (0)
|
|
/** @} */
|
|
|
|
/**
|
|
* @brief DAC configuration
|
|
* @{
|
|
*/
|
|
#define DAC_NUMOF (0)
|
|
/** @} */
|
|
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|
|
|
|
#endif /* PERIPH_CONF_H_ */
|
|
/** @} */
|