RIOT-OS/RIOT
RIOT-OS/RIOT
1
0
Fork 0
mirror of https://github.com/RIOT-OS/RIOT.git synced 2025-01-18 12:52:44 +01:00
Code Releases Activity
10,255 Commits 40 Branches 189 Tags 262 MiB
e730f1bdc3
Commit Graph

1899 Commits

Author SHA1 Message Date
kYc0o
e730f1bdc3 Merge pull request #4878 from locicontrols/cc2538-periph-timer 
cpu/cc2538/periph/timer overhaul
 2016-03-03 11:11:57 +01:00
Peter Kietzmann
2f0901bc64 Merge pull request #4932 from haukepetersen/opt_f1_timer 
cpu/stm32f1: reworked timer implementation
 2016-03-03 10:00:38 +01:00
Peter Kietzmann
3f99028b19 Merge pull request #4839 from haukepetersen/opt_nrf_timer 
cpu/nrf5x: unified and reworked timer driver
 2016-03-03 09:10:53 +01:00
Peter Kietzmann
e186eb9f70 Merge pull request #4736 from lebrush/stm32f1-i2c-fixes 
stm32f1 i2c fixes
 2016-03-02 16:55:13 +01:00
kYc0o
ec1bea389b Merge pull request #2753 from locicontrols/baudrate-fix 
cpu/cc2538: avoid using bitfields with the LCRH register
 2016-03-02 11:41:02 +01:00
Peter Kietzmann
8e05e3152d Merge pull request #4933 from haukepetersen/opt_sam3_clksetup 
cpu/sam3: cleaned up clock initialization
 2016-03-02 10:07:43 +01:00
Oleg Hahm
61579d3be4 Merge pull request #4887 from locicontrols/objdump 
make: set OBJDUMP = $(PREFIX)objdump for gnu targets.
 2016-03-01 23:10:04 +01:00
Hauke Petersen
360e392d69 cpu/stm32f1: reworked timer driver 2016-03-01 22:39:36 +01:00
Hauke Petersen
28976ec126 cpu/stm32f1: vendor header: opt timer CCR reg defs 2016-03-01 22:39:36 +01:00
Hauke Petersen
2a92907c96 cpu/nrf: unified and optimized timer driver 2016-03-01 22:20:27 +01:00
Ian Martin
b6fbdb2f79 Avoid rounding errors during frequency scaling. 2016-03-01 15:18:45 -05:00
Ian Martin
4176d04b02 cpu/cc2538/periph/timer overhaul 
* Use the 32-bit counter mode.
 * Apply frequency scaling for non-16 MHz frequencies.
 2016-03-01 15:15:16 -05:00
Ian Martin
92a16a50dd cc2538 gptimer corrections. 2016-03-01 14:59:50 -05:00
Ian Martin
c91ae645a5 cpu/cc2538: break-out the bitfields in the GPTimer IMR register. 2016-03-01 14:59:50 -05:00
Hauke Petersen
080638ab37 cpu/sam3: removed system_sam3xa.h header 2016-03-01 15:56:59 +01:00
Hauke Petersen
6ae8c42880 cpu/sam3: added clock initialization code 2016-03-01 15:43:01 +01:00
Peter Kietzmann
c8829a49b8 Merge pull request #4838 from haukepetersen/fix_periph_timerarg 
drivers/timer: added callback argument
 2016-03-01 08:55:54 +01:00
Joakim Nohlgård
3af809bdfc Merge pull request #4910 from kaspar030/core_header_cleanup 
core: header cleanup
 2016-02-29 22:48:35 +01:00
Hauke Petersen
b11a3ad74b cpus: adapted timer implementations to API changes 2016-02-29 14:45:00 +01:00
Hauke Petersen
34f9deecb7 cpu/kinetis_common: reworked GPIO driver 2016-02-29 11:08:45 +01:00
Kaspar Schleiser
9b7ebb9f30 cpu: msp430-common: fix unistd.h 2016-02-28 22:46:28 +01:00
Kaspar Schleiser
9082273746 core: header cleanup 2016-02-28 22:46:28 +01:00
Joakim Nohlgård
5df3357818 Merge pull request #4916 from gebart/pr/unsigned-enum-compare 
cpu: Cast enum to unsigned int before comparing against DEV_NUMOF
 2016-02-28 06:59:59 +01:00
Joakim Nohlgård
f0584f8ee0 cpu/saml21: spi: Cast enum to unsigned int for comparison 2016-02-28 00:09:29 +01:00
Joakim Nohlgård
3ff4a334b1 cpu/samd21: Cast enum to unsigned int for comparison 2016-02-28 00:09:03 +01:00
Joakim Nohlgård
af64264346 cpu/samd21: uart: Remove unnecessary check unsigned < 0 2016-02-28 00:08:59 +01:00
Joakim Nohlgård
0f0a22b652 cpu/sam3: spi: Cast enum to unsigned int for comparison 2016-02-28 00:08:30 +01:00
Joakim Nohlgård
e01e6892ff cpu/stm32l1: i2c: Fix array out of bounds before check and Clang input check warnings 2016-02-28 00:08:26 +01:00
Joakim Nohlgård
8bf9230d15 cpu/stm32l1: spi: Cast enum to unsigned int for comparison 2016-02-28 00:08:18 +01:00
Joakim Nohlgård
c61c1207df cpu/stm32f4: Cast enum to unsigned int for comparison 2016-02-28 00:08:12 +01:00
Joakim Nohlgård
e4629eb0bb cpu/stm32f3: spi: Cast enum to unsigned int for comparison 2016-02-28 00:08:06 +01:00
Joakim Nohlgård
19cee2d757 cpu/stm32f1: spi: Cast enum to unsigned int for comparison 2016-02-28 00:08:00 +01:00
Joakim Nohlgård
81feb558ef cpu/stm32f0: spi: Cast enum to unsigned int for comparison 2016-02-28 00:06:43 +01:00
Joakim Nohlgård
698b2841d1 cpu/nrf51: spi: Fix input check warnings 
- Cast enum to unsigned int for comparison
 - Remove redundant checks
 - Add default case for missing devices
 2016-02-28 00:05:49 +01:00
Joakim Nohlgård
412da2046d cpu/lpc11u34: Cast enum to unsigned int for comparison 2016-02-28 00:05:10 +01:00
Joakim Nohlgård
ade9941ab6 cpu/stm32f0: adc: Add default error cases 2016-02-27 23:52:33 +01:00
Hauke Petersen
af5ba0b5da cpu/sam3: reworked timer driver 2016-02-26 17:49:48 +01:00
Hauke Petersen
6b9088aa11 cpu/sam3: changed timer vendor header 
- made channel cc registers accessible as array
 2016-02-26 17:49:47 +01:00
Ian Martin
04bd6e5f7c cpu/cc2538: avoid using bitfields with the LCRH register 
Otherwise the UART ignores the new baudrate divisor.
 2016-02-26 11:42:32 -05:00
Ian Martin
ce71e53d74 make: set OBJDUMP = $(PREFIX)objdump for gnu targets. 2016-02-23 17:55:58 -05:00
Marc Poulhiès
8f0a9ddf6f cpu/lm4f120: GPIO support 2016-02-23 15:12:53 +01:00
Martine Lenders
0018bd902b Merge pull request #4648 from authmillenon/netdev2/api/packet-info 
netdev2: provide capability to pass up packet status information
 2016-02-22 19:30:18 +01:00
Martine Lenders
8db42427cb native/drivers/sys: adapt ethernet netdev2 for info struct 2016-02-22 12:37:26 +01:00
Oleg Hahm
0ffed1d100 Merge pull request #4868 from steffen-p/stm32f3_periph_uart_deadlock_on_overrun 
stm32f3: periph: uart: add misssing uart overrun handling
 2016-02-22 12:26:01 +01:00
Kaspar Schleiser
60122cca82 cpu: native: netdev2_tap: don't pass isr_arg on rx complete event 2016-02-21 21:55:33 +01:00
Steffen Pengel
35635e4039 stm32f3: periph: uart: add misssing uart overrun handling 
On overrung the ORE bit in the ORECF register is set.
An overrun error occurs when a character is received when RXNE has not been reset. Data
can not be transferred from the shift register to the RDR register until the RXNE bit is
cleared. The ORE bit is reset by setting the ORECF bit in the ICR register.

In case the ORE bit isn't cleared, the isr_handler() routine is called
continuously. Which prevents the system from normal scheduling.
 2016-02-21 20:30:29 +01:00
Hauke Petersen
bc1013b54e cpu/samd21: allowed third PWM channel per device 2016-02-21 16:49:45 +01:00
Hauke Petersen
c82dda9b74 Merge pull request #4815 from DipSwitch/pr/fix_stm32_exti_isr 
STM32 GPIO: Fix exti_isr handling to only call callbacks of lines with there IRQ enabled
 2016-02-21 14:11:36 +01:00
DipSwitch
df996044e2 STM32 GPIO: Fix exti_isr handling to only call callbacks of lines with have there interrupt enabled 2016-02-21 09:43:42 +01:00
Martine Lenders
eb4d9859a3 netdev2_tap: fix strange event_callback argument 2016-02-20 15:55:35 +01:00