RIOT-OS/RIOT
RIOT-OS/RIOT
1
0
Fork 0
mirror of https://github.com/RIOT-OS/RIOT.git synced 2024-12-29 04:50:03 +01:00
Code Releases Activity

cpu/esp32: improve build error messages

Browse Source
This commit is contained in:
AnnsAnn 2024-10-16 16:02:32 +02:00
parent 0ffad1d65f
commit bd48d0bb82
2 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
cpu/esp32/Makefile.features
View File

@ -8,7 +8,7 @@ else ifneq (,$(filter esp32s2 esp32s3,$(CPU_FAM)))
CPU_ARCH = xtensa
CPU_CORE = xtensa-lx7
else
$(error Unkwnown ESP32x SoC variant (family))
$(error Unknown ESP32x SoC variant (family): $(CPU_FAM))
endif
# MCU defined features that are provided independent on board definitions

8
cpu/esp32/Makefile.include
View File

@ -25,7 +25,7 @@ else ifneq (,$(filter esp32s2,$(CPU_FAM)))
export FLASH_SIZE ?= 4
BOOTLOADER_POS = 0x1000
else
$(error Unkwnown ESP32x SoC variant (family))
$(error No known flash config for ESP32x SoC variant (family): $(CPU_FAM))
endif
# RAM configuration
@ -56,7 +56,7 @@ else ifeq (esp32c3,$(CPU_FAM))
RAM_LEN = 320K
RAM_START_ADDR = 0x3FC80000
else
$(error Unkwnown ESP32x SoC variant (family))
$(error Missing ram configuration for ESP32x SoC variant (family): $(CPU_FAM))
endif
ifneq (,$(filter periph_flashpage,$(USEMODULE)))
@ -103,7 +103,7 @@ ifeq (xtensa,$(CPU_ARCH))
else ifeq (rv32,$(CPU_ARCH))
TARGET_ARCH ?= riscv32-esp-elf
else
$(error Unkwnown ESP32x SoC architecture)
$(error Unknown ESP32x SoC architecture: $(CPU_ARCH))
endif
PSEUDOMODULES += esp_ble
@ -286,7 +286,7 @@ else ifeq (esp32s3,$(CPU_FAM))
LINKFLAGS += -T$(ESP32_SDK_DIR)/components/esp_rom/$(CPU_FAM)/ld/$(CPU_FAM).rom.newlib.ld
LINKFLAGS += -T$(ESP32_SDK_DIR)/components/esp_rom/$(CPU_FAM)/ld/$(CPU_FAM).rom.version.ld
else
$(error Unkwnown ESP32x SoC variant (family))
$(error Unknown link flags for ESP32x SoC variant (family): $(CPU_FAM))
endif
LINKFLAGS += -nostdlib -lgcc -Wl,-gc-sections