mirror of
https://github.com/RIOT-OS/RIOT.git
synced 2024-12-29 04:50:03 +01:00
cpu/samd21: add support for SAMD10
This commit is contained in:
parent
531fca952b
commit
a94919aeed
@ -37,4 +37,6 @@ config CPU
|
|||||||
source "$(RIOTCPU)/samd21/Kconfig.samd21"
|
source "$(RIOTCPU)/samd21/Kconfig.samd21"
|
||||||
source "$(RIOTCPU)/samd21/Kconfig.samr21"
|
source "$(RIOTCPU)/samd21/Kconfig.samr21"
|
||||||
|
|
||||||
|
source "$(RIOTCPU)/samd21/vectors/Kconfig"
|
||||||
|
|
||||||
source "$(RIOTCPU)/sam0_common/Kconfig"
|
source "$(RIOTCPU)/sam0_common/Kconfig"
|
||||||
|
@ -2,9 +2,6 @@
|
|||||||
MODULE = cpu
|
MODULE = cpu
|
||||||
|
|
||||||
# add a list of subdirectories, that should also be build
|
# add a list of subdirectories, that should also be build
|
||||||
DIRS = periph $(RIOTCPU)/cortexm_common $(RIOTCPU)/sam0_common
|
DIRS = periph $(RIOTCPU)/cortexm_common $(RIOTCPU)/sam0_common vectors
|
||||||
|
|
||||||
# (file triggers compiler bug. see #5775)
|
|
||||||
SRC_NOLTO += vectors.c
|
|
||||||
|
|
||||||
include $(RIOTBASE)/Makefile.base
|
include $(RIOTBASE)/Makefile.base
|
||||||
|
@ -1 +1,3 @@
|
|||||||
|
USEMODULE += samd21_vectors
|
||||||
|
|
||||||
include $(RIOTCPU)/sam0_common/Makefile.dep
|
include $(RIOTCPU)/sam0_common/Makefile.dep
|
||||||
|
@ -1,3 +1,6 @@
|
|||||||
|
ifneq (,$(filter samd10%,$(CPU_MODEL)))
|
||||||
|
CFLAGS += -DCPU_SAMD10
|
||||||
|
endif
|
||||||
ifneq (,$(filter samd21%a,$(CPU_MODEL)))
|
ifneq (,$(filter samd21%a,$(CPU_MODEL)))
|
||||||
CFLAGS += -DCPU_SAMD21A
|
CFLAGS += -DCPU_SAMD21A
|
||||||
endif
|
endif
|
||||||
|
12
cpu/samd21/vectors/Kconfig
Normal file
12
cpu/samd21/vectors/Kconfig
Normal file
@ -0,0 +1,12 @@
|
|||||||
|
# Copyright (c) 2020 ML!PA Consulting GmbH
|
||||||
|
#
|
||||||
|
# This file is subject to the terms and conditions of the GNU Lesser
|
||||||
|
# General Public License v2.1. See the file LICENSE in the top level
|
||||||
|
# directory for more details.
|
||||||
|
|
||||||
|
config MODULE_SAMD21_VECTORS
|
||||||
|
bool
|
||||||
|
default y
|
||||||
|
depends on CPU_COMMON_SAMD21
|
||||||
|
help
|
||||||
|
SAM D1x/D2x interrupt vector table.
|
15
cpu/samd21/vectors/Makefile
Normal file
15
cpu/samd21/vectors/Makefile
Normal file
@ -0,0 +1,15 @@
|
|||||||
|
MODULE = samd21_vectors
|
||||||
|
|
||||||
|
NO_AUTO_SRC = 1
|
||||||
|
|
||||||
|
ifneq (,$(filter samd1%,$(CPU_MODEL)))
|
||||||
|
SRC_FILE = vectors_samd1x.c
|
||||||
|
else
|
||||||
|
SRC_FILE = vectors_samd2x.c
|
||||||
|
endif
|
||||||
|
|
||||||
|
SRCS += $(SRC_FILE)
|
||||||
|
# (file triggers compiler bug. see #5775)
|
||||||
|
SRC_NOLTO += $(SRC_FILE)
|
||||||
|
|
||||||
|
include $(RIOTBASE)/Makefile.base
|
73
cpu/samd21/vectors/vectors_samd1x.c
Normal file
73
cpu/samd21/vectors/vectors_samd1x.c
Normal file
@ -0,0 +1,73 @@
|
|||||||
|
/*
|
||||||
|
* Copyright (C) 2020 ML!PA Consulting GmbH
|
||||||
|
*
|
||||||
|
* This file is subject to the terms and conditions of the GNU Lesser
|
||||||
|
* General Public License v2.1. See the file LICENSE in the top level
|
||||||
|
* directory for more details.
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @ingroup cpu_samd21
|
||||||
|
* @{
|
||||||
|
*
|
||||||
|
* @file
|
||||||
|
* @brief Startup code and interrupt vector definition
|
||||||
|
*
|
||||||
|
* @author Benjamin Valentin <benjamin.valentin@ml-pa.com>
|
||||||
|
*
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
#include <stdint.h>
|
||||||
|
#include "vectors_cortexm.h"
|
||||||
|
#include "cpu.h"
|
||||||
|
|
||||||
|
/* define a local dummy handler as it needs to be in the same compilation unit
|
||||||
|
* as the alias definition */
|
||||||
|
void dummy_handler(void) {
|
||||||
|
dummy_handler_default();
|
||||||
|
}
|
||||||
|
|
||||||
|
/* SAMR21 specific interrupt vector */
|
||||||
|
WEAK_DEFAULT void isr_pm(void);
|
||||||
|
WEAK_DEFAULT void isr_sysctrl(void);
|
||||||
|
WEAK_DEFAULT void isr_wdt(void);
|
||||||
|
WEAK_DEFAULT void isr_rtc(void);
|
||||||
|
WEAK_DEFAULT void isr_eic(void);
|
||||||
|
WEAK_DEFAULT void isr_nvmctrl(void);
|
||||||
|
WEAK_DEFAULT void isr_dmac(void);
|
||||||
|
WEAK_DEFAULT void isr_usb(void);
|
||||||
|
WEAK_DEFAULT void isr_evsys(void);
|
||||||
|
WEAK_DEFAULT void isr_sercom0(void);
|
||||||
|
WEAK_DEFAULT void isr_sercom1(void);
|
||||||
|
WEAK_DEFAULT void isr_sercom2(void);
|
||||||
|
WEAK_DEFAULT void isr_tcc0(void);
|
||||||
|
WEAK_DEFAULT void isr_tc1(void);
|
||||||
|
WEAK_DEFAULT void isr_tc2(void);
|
||||||
|
WEAK_DEFAULT void isr_adc(void);
|
||||||
|
WEAK_DEFAULT void isr_ac(void);
|
||||||
|
WEAK_DEFAULT void isr_dac(void);
|
||||||
|
WEAK_DEFAULT void isr_ptc(void);
|
||||||
|
|
||||||
|
/* CPU specific interrupt vector table */
|
||||||
|
ISR_VECTOR(1) const isr_t vector_cpu[CPU_IRQ_NUMOF] = {
|
||||||
|
isr_pm, /* 0 Power Manager */
|
||||||
|
isr_sysctrl, /* 1 System Control */
|
||||||
|
isr_wdt, /* 2 Watchdog Timer */
|
||||||
|
isr_rtc, /* 3 Real-Time Counter */
|
||||||
|
isr_eic, /* 4 External Interrupt Controller */
|
||||||
|
isr_nvmctrl, /* 5 Non-Volatile Memory Controller */
|
||||||
|
isr_dmac, /* 6 Direct Memory Access Controller */
|
||||||
|
isr_usb, /* 7 Universal Serial Bus */
|
||||||
|
isr_evsys, /* 8 Event System Interface */
|
||||||
|
isr_sercom0, /* 9 Serial Communication Interface 0 */
|
||||||
|
isr_sercom1, /* 10 Serial Communication Interface 1 */
|
||||||
|
isr_sercom2, /* 11 Serial Communication Interface 2 */
|
||||||
|
isr_tcc0, /* 12 Timer Counter Control 0 */
|
||||||
|
isr_tc1, /* 13 Basic Timer Control 1 */
|
||||||
|
isr_tc2, /* 14 Basic Timer Control 2 */
|
||||||
|
isr_adc, /* 15 Analog Digital Converter */
|
||||||
|
isr_ac, /* 16 Analog Comparators */
|
||||||
|
isr_dac, /* 17 Digital Analog Converter */
|
||||||
|
isr_ptc, /* 18 Peripheral Touch Controller */
|
||||||
|
};
|
Loading…
Reference in New Issue
Block a user