RIOT-OS/RIOT
RIOT-OS/RIOT
1
0
Fork 0
mirror of https://github.com/RIOT-OS/RIOT.git synced 2024-12-29 04:50:03 +01:00
Code Releases Activity

boards/samr34-xpro: configure SPI NOR flash

Browse Source
This commit is contained in:
Benjamin Valentin 2022-08-21 13:05:03 +02:00 committed by Benjamin Valentin
parent 36595fd366
commit 9912790a68
5 changed files with 73 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
boards/samr34-xpro/Kconfig
View File

@ -23,3 +23,4 @@ config BOARD_SAMR34_XPRO
select HAVE_SX1276
select HAVE_SAUL_GPIO
select HAVE_MTD_SPI_NOR

9
boards/samr34-xpro/Makefile.dep
View File

@ -5,3 +5,12 @@ endif
ifneq (,$(filter saul_default,$(USEMODULE)))
USEMODULE += saul_gpio
endif
ifneq (,$(filter mtd,$(USEMODULE)))
USEMODULE += mtd_spi_nor
endif
ifneq (,$(filter vfs_default,$(USEMODULE)))
USEPKG += littlefs2
USEMODULE += mtd
endif

36
boards/samr34-xpro/board.c
View File

@ -29,6 +29,42 @@
#include "sx127x_params.h"
#endif
#ifdef MODULE_MTD_SPI_NOR
#include "timex.h"
#include "mtd_spi_nor.h"
/* AT25DF041B */
static const mtd_spi_nor_params_t _mtd_nor_params = {
.opcode = &mtd_spi_nor_opcode_default,
.wait_chip_erase = 3600 * US_PER_MS,
.wait_64k_erase = 450 * US_PER_MS,
.wait_32k_erase = 250 * US_PER_MS,
.wait_sector_erase = 35 * US_PER_MS,
.wait_chip_wake_up = 1 * US_PER_MS,
.clk = MHZ(16),
.flag = SPI_NOR_F_SECT_4K | SPI_NOR_F_SECT_32K | SPI_NOR_F_SECT_64K,
.spi = SPI_DEV(1),
.mode = SPI_MODE_0,
.cs = GPIO_PIN(PA, 22),
.wp = GPIO_UNDEF,
.hold = GPIO_UNDEF,
};
static mtd_spi_nor_t _nor_dev = {
.base = {
.driver = &mtd_spi_nor_driver,
.page_size = 256,
.pages_per_sector = 16,
},
.params = &_mtd_nor_params,
};
mtd_dev_t *mtd0 = (mtd_dev_t *)&_nor_dev;
#ifdef MODULE_VFS_DEFAULT
#include "vfs_default.h"
VFS_AUTO_MOUNT(littlefs2, VFS_MTD(_nor_dev), VFS_DEFAULT_NVM(0), 0);
#endif
#endif /* MODULE_MTD_SPI_NOR */
void board_init(void)
{
/* initialize board specific pins for LoRa */

9
boards/samr34-xpro/include/board.h
View File

@ -21,6 +21,7 @@
#define BOARD_H
#include "cpu.h"
#include "mtd.h"
#ifdef __cplusplus
extern "C" {
@ -76,6 +77,14 @@ extern "C" {
#define BTN0_MODE GPIO_IN_PU /**< Pull Up GPIO */
/** @} */
/**
* @name MTD configuration
* @{
*/
extern mtd_dev_t *mtd0; /**< First memory type device */
#define MTD_0 mtd0 /**< First memory type device */
/** @} */
#ifdef __cplusplus
}
#endif

20
boards/samr34-xpro/include/periph_conf.h
View File

@ -118,7 +118,7 @@ static const uart_conf_t uart_config[] = {
* @{
*/
static const spi_conf_t spi_config[] = {
{
{ /* internal, wired to sx1276 */
.dev = &(SERCOM4->SPI),
.miso_pin = GPIO_PIN(PC, 19),
.mosi_pin = GPIO_PIN(PB, 30),
@ -133,7 +133,23 @@ static const spi_conf_t spi_config[] = {
.tx_trigger = SERCOM4_DMAC_ID_TX,
.rx_trigger = SERCOM4_DMAC_ID_RX,
#endif
}
},
{ /* EXT1, EXT3, NOR Flash */
.dev = &(SERCOM5->SPI),
.miso_pin = GPIO_PIN(PB, 2),
.mosi_pin = GPIO_PIN(PB, 22),
.clk_pin = GPIO_PIN(PB, 23),
.miso_mux = GPIO_MUX_D,
.mosi_mux = GPIO_MUX_D,
.clk_mux = GPIO_MUX_D,
.miso_pad = SPI_PAD_MISO_0,
.mosi_pad = SPI_PAD_MOSI_2_SCK_3,
.gclk_src = SAM0_GCLK_MAIN,
#ifdef MODULE_PERIPH_DMA
.tx_trigger = DMA_TRIGGER_DISABLED,
.rx_trigger = DMA_TRIGGER_DISABLED,
#endif
},
};
#define SPI_NUMOF ARRAY_SIZE(spi_config)