1
0
mirror of https://github.com/RIOT-OS/RIOT.git synced 2024-12-29 04:50:03 +01:00

frdm-k64f: Add ADC SAUL configuration

This commit is contained in:
Joakim Nohlgård 2018-08-10 16:18:03 +02:00
parent 45edfa43bf
commit 8487710173
2 changed files with 65 additions and 0 deletions

View File

@ -1 +1,5 @@
ifneq (,$(filter saul_default,$(USEMODULE)))
USEMODULE += saul_adc
endif
include $(RIOTCPU)/kinetis/Makefile.dep

View File

@ -0,0 +1,61 @@
/*
* Copyright (C) 2018 Eistec AB
*
* This file is subject to the terms and conditions of the GNU Lesser
* General Public License v2.1. See the file LICENSE in the top level
* directory for more details.
*/
/**
* @ingroup boards_frdm-k64f
* @{
*
* @file
* @brief Board specific configuration of direct mapped ADC
*
* @author Joakim Nohlgård <joakim.nohlgard@eistec.se>
*/
#ifndef ADC_PARAMS_H
#define ADC_PARAMS_H
#include "board.h"
#include "saul/periph.h"
#ifdef __cplusplus
extern "C" {
#endif
/**
* @brief ADC configuration
*/
static const saul_adc_params_t saul_adc_params[] =
{
{ .name = "PTB2", .line = ADC_LINE(0), .res = ADC_RES_16BIT, },
{ .name = "PTB3", .line = ADC_LINE(1), .res = ADC_RES_16BIT, },
{ .name = "PTB10", .line = ADC_LINE(2), .res = ADC_RES_16BIT, },
{ .name = "PTB11", .line = ADC_LINE(3), .res = ADC_RES_16BIT, },
{ .name = "PTC11", .line = ADC_LINE(4), .res = ADC_RES_16BIT, },
{ .name = "PTC10", .line = ADC_LINE(5), .res = ADC_RES_16BIT, },
{ .name = "ADC0_DP0", .line = ADC_LINE(6), .res = ADC_RES_16BIT, },
{ .name = "ADC0_DM0", .line = ADC_LINE(7), .res = ADC_RES_16BIT, },
{ .name = "ADC0_DP0-ADC0_DM0", .line = ADC_LINE(8), .res = ADC_RES_16BIT, },
{ .name = "ADC1_DP0", .line = ADC_LINE(9), .res = ADC_RES_16BIT, },
{ .name = "ADC1_DM0", .line = ADC_LINE(10), .res = ADC_RES_16BIT, },
{ .name = "ADC1_DP0-ADC1_DM0", .line = ADC_LINE(11), .res = ADC_RES_16BIT, },
{ .name = "ADC0_DP1", .line = ADC_LINE(12), .res = ADC_RES_16BIT, },
{ .name = "ADC0_DM1", .line = ADC_LINE(13), .res = ADC_RES_16BIT, },
{ .name = "ADC0_DP1-ADC0_DM1", .line = ADC_LINE(14), .res = ADC_RES_16BIT, },
{ .name = "ADC1_DP1", .line = ADC_LINE(15), .res = ADC_RES_16BIT, },
{ .name = "ADC1_DM1", .line = ADC_LINE(16), .res = ADC_RES_16BIT, },
{ .name = "ADC1_DP1-ADC1_DM1", .line = ADC_LINE(17), .res = ADC_RES_16BIT, },
{ .name = "coretemp", .line = ADC_LINE(18), .res = ADC_RES_16BIT, },
{ .name = "corebandgap", .line = ADC_LINE(19), .res = ADC_RES_16BIT, },
};
#ifdef __cplusplus
}
#endif
#endif /* ADC_PARAMS_H */
/** @} */