RIOT-OS/RIOT
RIOT-OS/RIOT
1
0
Fork 0
mirror of https://github.com/RIOT-OS/RIOT.git synced 2024-12-29 04:50:03 +01:00
Code Releases Activity

cpu/sam0_common/periph: fix rtt reset after hibernation

Browse Source
This commit is contained in:
mariemC 2024-08-28 18:22:24 +02:00
parent d469e6d978
commit 7df7886a69
1 changed files with 16 additions and 14 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

30
cpu/sam0_common/periph/rtc_rtt.c
View File

@ -407,29 +407,31 @@ void rtt_init(void)
_read_gp(backup); _read_gp(backup);
#endif #endif
_rtt_reset(); if (!cpu_woke_from_backup()) {
_rtt_reset();
#ifdef MODULE_PERIPH_RTC_MEM #ifdef MODULE_PERIPH_RTC_MEM
#ifdef RTC_MODE2_CTRLB_GP2EN #ifdef RTC_MODE2_CTRLB_GP2EN
/* RTC driver does not use COMP[1] or ALARM[1] */ /* RTC driver does not use COMP[1] or ALARM[1] */
/* Use second set of Compare registers as general purpose register */ /* Use second set of Compare registers as general purpose register */
RTC->MODE2.CTRLB.reg = RTC_MODE2_CTRLB_GP2EN; RTC->MODE2.CTRLB.reg = RTC_MODE2_CTRLB_GP2EN;
#endif #endif
_write_gp(backup); _write_gp(backup);
#endif /* MODULE_PERIPH_RTC_MEM */ #endif /* MODULE_PERIPH_RTC_MEM */
/* set 32bit counting mode & enable the RTC */ /* set 32bit counting mode & enable the RTC */
#ifdef REG_RTC_MODE0_CTRLA #ifdef REG_RTC_MODE0_CTRLA
RTC->MODE0.CTRLA.reg = RTC_MODE0_CTRLA_MODE(0) RTC->MODE0.CTRLA.reg = RTC_MODE0_CTRLA_MODE(0)
| RTC_MODE0_CTRLA_ENABLE | RTC_MODE0_CTRLA_ENABLE
| RTC_MODE0_CTRLA_COUNTSYNC | RTC_MODE0_CTRLA_COUNTSYNC
| RTC_MODE0_PRESCALER; | RTC_MODE0_PRESCALER;
#else #else
RTC->MODE0.CTRL.reg = RTC_MODE0_CTRL_MODE(0) RTC->MODE0.CTRL.reg = RTC_MODE0_CTRL_MODE(0)
| RTC_MODE0_CTRL_ENABLE | RTC_MODE0_CTRL_ENABLE
| RTC_MODE0_PRESCALER; | RTC_MODE0_PRESCALER;
#endif #endif
_wait_syncbusy(); _wait_syncbusy();
}
/* initially clear flag */ /* initially clear flag */
RTC->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_CMP0 RTC->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_CMP0