RIOT-OS/RIOT
RIOT-OS/RIOT
1
0
Fork 0
mirror of https://github.com/RIOT-OS/RIOT.git synced 2024-12-29 04:50:03 +01:00
Code Releases Activity

cpu/stm32f1: implement lpm

Browse Source
This commit is contained in:
Victor Arino 2016-10-13 09:06:44 +02:00
parent 742387acc0
commit 787d255ccd
1 changed files with 62 additions and 20 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

82
cpu/stm32f1/lpm_arch.c
View File

@ -1,6 +1,5 @@
/* /*
* Copyright (C) 2013 INRIA * Copyright (C) 2015 Engineering-Spirit
* Copyright (C) 2014 Freie Universität Berlin
* *
* This file is subject to the terms and conditions of the GNU Lesser General * This file is subject to the terms and conditions of the GNU Lesser General
* Public License v2.1. See the file LICENSE in the top level directory for more * Public License v2.1. See the file LICENSE in the top level directory for more
@ -12,45 +11,88 @@
* @{ * @{
* *
* @file * @file
* @brief Implementation of the kernel's lpm interface * @brief Implementation of the kernels power management interface
* *
* @author Alaeddine Weslati <alaeddine.weslati@inria.fr> * @author Nick v. IJzendoorn <nijzndoorn@engineering-spirit.nl>
* @author Hauke Petersen <hauke.petersen@fu-berlin.de>
* *
* @} * @}
*/ */
#include "cpu.h"
#include "arch/lpm_arch.h" #include "arch/lpm_arch.h"
static enum lpm_mode current_mode = LPM_UNKNOWN;
void lpm_arch_init(void) void lpm_arch_init(void)
{ {
/* TODO */ current_mode = LPM_ON;
} }
enum lpm_mode lpm_arch_set(enum lpm_mode target) enum lpm_mode lpm_arch_set(enum lpm_mode target)
{ {
(void) target; enum lpm_mode last_mode = current_mode;
/* TODO */
return 0; switch (target) {
case LPM_ON: /* STM Run mode */
current_mode = LPM_ON;
break;
case LPM_IDLE: /* STM Sleep mode */
current_mode = LPM_IDLE;
/* Reset SLEEPDEEP bit of system control block */
SCB->SCR &= ~(SCB_SCR_SLEEPDEEP_Msk);
/* Enter sleep mode */
__WFI();
break;
case LPM_SLEEP: /* STM Stop mode */
current_mode = LPM_SLEEP;
/* Clear PDDS and LPDS bits to enter stop mode on */
/* deepsleep with voltage regulator on */
PWR->CR &= ~(PWR_CR_PDDS | PWR_CR_LPDS);
/* Set SLEEPDEEP bit of system control block */
SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
/* Enter stop mode */
__WFI();
break;
case LPM_POWERDOWN: /* STM Standby mode */
/* Fall-through */
case LPM_OFF: /* STM Standby mode */
current_mode = LPM_POWERDOWN;
/* Set PDDS to enter standby mode on deepsleep and clear flags */
PWR->CR |= (PWR_CR_PDDS | PWR_CR_CWUF | PWR_CR_CSBF);
/* Enable WKUP pin to use for wakeup from standby mode */
PWR->CSR |= PWR_CSR_EWUP;
/* Set SLEEPDEEP bit of system control block */
SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
#if defined ( __CC_ARM )
/* Ensure that store operations are completed */
__force_stores();
#endif
/* Enter standby mode */
__WFI();
break;
default:
break;
}
return last_mode;
} }
enum lpm_mode lpm_arch_get(void) enum lpm_mode lpm_arch_get(void)
{ {
/* TODO */ return current_mode;
return 0;
} }
void lpm_arch_awake(void) void lpm_arch_awake(void)
{ {
/* TODO */ if (current_mode == LPM_SLEEP) {
/* After stop mode, the clock system needs to be reconfigured */
cpu_init();
}
current_mode = LPM_ON;
} }
void lpm_arch_begin_awake(void) /** Not provided */
{ inline void lpm_arch_begin_awake(void) { }
/* TODO */
}
void lpm_arch_end_awake(void) /** Not provided */
{ inline void lpm_arch_end_awake(void) { }
/* TODO */
}