1
0
mirror of https://github.com/RIOT-OS/RIOT.git synced 2025-01-18 12:52:44 +01:00

cpu/cc2538: adapted to centralized cpu conf

This commit is contained in:
Hauke Petersen 2015-05-27 23:04:04 +02:00
parent 78d65a4dec
commit 52e51bfea1
2 changed files with 6 additions and 27 deletions

View File

@ -34,8 +34,6 @@
#define CLOCK_STA_MASK ( OSC32K | OSC )
extern const void *interrupt_vector[];
static void cpu_clock_init(void);
/**
@ -43,18 +41,12 @@ static void cpu_clock_init(void);
*/
void cpu_init(void)
{
/* configure the vector table location to internal flash */
assert((uintptr_t)&interrupt_vector % CC2538_VTOR_ALIGN == 0);
SCB->VTOR = (uintptr_t)&interrupt_vector;
/* initialize the Cortex-M core */
cortexm_init();
/* Enable the CC2538's more compact alternate interrupt mapping */
SYS_CTRL->I_MAP = 1;
/* initialize the clock system */
cpu_clock_init();
/* set pendSV interrupt to lowest possible priority */
NVIC_SetPriority(PendSV_IRQn, 0xff);
}
/**

View File

@ -33,25 +33,12 @@ extern "C" {
#endif
/**
* @name Kernel configuration
* @brief ARM Cortex-M specific CPU configuration
* @{
*/
#define THREAD_EXTRA_STACKSIZE_PRINTF 1024
#ifndef THREAD_STACKSIZE_DEFAULT
#define THREAD_STACKSIZE_DEFAULT 1024
#endif
#define THREAD_STACKSIZE_IDLE 512
/** @} */
/**
* @name UART0 buffer size definition for compatibility reasons
* @{
*/
#ifndef UART0_BUFSIZE
#define UART0_BUFSIZE 128
#endif
#define CPU_DEFAULT_IRQ_PRIO (1U)
#define CPU_IRQ_NUMOF PERIPH_COUNT_IRQn
#define CPU_FLASH_BASE FLASH_BASE
/** @} */
/**