1
0
mirror of https://github.com/RIOT-OS/RIOT.git synced 2024-12-29 04:50:03 +01:00

boards/stm32l0*: rename shared clock config header

This commit is contained in:
Alexandre Abadie 2020-08-28 13:59:07 +02:00
parent 4db66d1110
commit 4a5d9a30b1
No known key found for this signature in database
GPG Key ID: 1C919A403CAE1405
8 changed files with 14 additions and 11 deletions

View File

@ -20,7 +20,7 @@
#define PERIPH_CONF_H
#include "periph_cpu.h"
#include "l0/cfg_clock_32_16_1.h"
#include "l0/cfg_clock_default.h"
#include "cfg_rtt_default.h"
#include "cfg_i2c1_pb8_pb9.h"
#include "cfg_timer_tim2.h"

View File

@ -1,5 +1,5 @@
/*
* Copyright (C) 2018-2019 Inria
* Copyright (C) 2018-2020 Inria
*
* This file is subject to the terms and conditions of the GNU Lesser
* General Public License v2.1. See the file LICENSE in the top level
@ -11,13 +11,13 @@
* @{
*
* @file
* @brief Configure STM32L0 clock using 32MHz core clock and LSE (32.768kHz)
* @brief Default STM32L0 clock configuration
*
* @author Alexandre Abadie <alexandre.abadie@inria.fr>
*/
#ifndef L0_CFG_CLOCK_32_16_1_H
#define L0_CFG_CLOCK_32_16_1_H
#ifndef L0_CFG_CLOCK_DEFAULT_H
#define L0_CFG_CLOCK_DEFAULT_H
#include "periph_cpu.h"
@ -31,7 +31,9 @@ extern "C" {
*/
#define CLOCK_HSI (16000000U) /* internal oscillator */
#define CLOCK_CORECLOCK (32000000U) /* desired core clock frequency */
#ifndef CLOCK_LSE
#define CLOCK_LSE (1) /* enable low speed external oscillator */
#endif
/* configuration of PLL prescaler and multiply values */
/* CORECLOCK := HSI / CLOCK_PLL_DIV * CLOCK_PLL_MUL */
@ -54,5 +56,5 @@ extern "C" {
}
#endif
#endif /* L0_CFG_CLOCK_32_16_1_H */
#endif /* L0_CFG_CLOCK_DEFAULT_H */
/** @} */

View File

@ -20,7 +20,7 @@
#define PERIPH_CONF_H
#include "periph_cpu.h"
#include "l0/cfg_clock_32_16_1.h"
#include "l0/cfg_clock_default.h"
#include "cfg_rtt_default.h"
#include "cfg_timer_tim2.h"

View File

@ -20,7 +20,7 @@
#define PERIPH_CONF_H
#include "periph_cpu.h"
#include "l0/cfg_clock_32_16_1.h"
#include "l0/cfg_clock_default.h"
#include "cfg_rtt_default.h"
#include "cfg_timer_tim2.h"

View File

@ -22,7 +22,7 @@
#define PERIPH_CONF_H
#include "periph_cpu.h"
#include "l0/cfg_clock_32_16_1.h"
#include "l0/cfg_clock_default.h"
#include "cfg_i2c1_pb6_pb7.h"
#include "cfg_rtt_default.h"
#include "cfg_timer_tim2.h"

View File

@ -22,7 +22,7 @@
#define PERIPH_CONF_H
#include "periph_cpu.h"
#include "l0/cfg_clock_32_16_1.h"
#include "l0/cfg_clock_default.h"
#include "cfg_rtt_default.h"
#include "cfg_timer_tim2.h"

View File

@ -22,7 +22,7 @@
#define PERIPH_CONF_H
#include "periph_cpu.h"
#include "l0/cfg_clock_32_16_1.h"
#include "l0/cfg_clock_default.h"
#include "cfg_rtt_default.h"
#include "cfg_timer_tim2.h"

View File

@ -20,6 +20,7 @@
#define PERIPH_CONF_H
#include "periph_cpu.h"
#include "l0/cfg_clock_default.h"
#ifdef __cplusplus
extern "C" {