RIOT-OS/RIOT
RIOT-OS/RIOT
1
0
Fork 0
mirror of https://github.com/RIOT-OS/RIOT.git synced 2025-01-18 12:52:44 +01:00
Code Releases Activity

Merge pull request #3701 from DipSwitch/fix_stm32l1_cpuid

Browse Source 
cpu: stm32l1 peripheral driver fix for cpuid
This commit is contained in:
Peter Kietzmann 2015-08-25 01:45:28 +02:00
commit 2596056b57
4 changed files with 56 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

36
cpu/stm32l1/ldscripts/stm32l151rba.ld Normal file
View File

@ -0,0 +1,36 @@
/*
* Copyright (C) 2015 Engineering-Spirit
*
* This file is subject to the terms and conditions of the GNU Lesser
* General Public License v2.1. See the file LICENSE in the top level
* directory for more details.
*/
/**
* @addtogroup cpu_stm32l1
* @{
*
* @file
* @brief Memory definitions for the STM32L151RB-A
*
* @author Nick van IJzendoorn <nijzendoorn@engineering-spirit.nl>
*
* @}
*/
MEMORY
{
rom (rx) : ORIGIN = 0x08000000, LENGTH = 128K
ram (rw) : ORIGIN = 0x20000000, LENGTH = 32K
/* see STM32L1 Reference Manual (31.2 Unique device ID registers (96 bits))
* Base address:
* - 0x1FF80050 for Cat.1 and Cat.2 devices
* - 0x1FF800D0 for Cat.3, Cat.4, Cat.5 and Cat.6 devices
*/
cpuid (r) : ORIGIN = 0x1ff80050, LENGTH = 12
}
_cpuid_address = ORIGIN(cpuid);
INCLUDE cortexm_base.ld

9
cpu/stm32l1/ldscripts/stm32l151rc.ld
View File

@ -22,6 +22,15 @@ MEMORY
{
rom (rx) : ORIGIN = 0x08000000, LENGTH = 256K
ram (xrw) : ORIGIN = 0x20000000, LENGTH = 32K
/* see STM32L1 Reference Manual (31.2 Unique device ID registers (96 bits))
* Base address:
* - 0x1FF80050 for Cat.1 and Cat.2 devices
* - 0x1FF800D0 for Cat.3, Cat.4, Cat.5 and Cat.6 devices
*/
cpuid (r) : ORIGIN = 0x1ff800d0, LENGTH = 12
}
_cpuid_address = ORIGIN(cpuid);
INCLUDE cortexm_base.ld

9
cpu/stm32l1/ldscripts/stm32l152ret6.ld
View File

@ -22,6 +22,15 @@ MEMORY
{
rom (rx) : ORIGIN = 0x08000000, LENGTH = 512K
ram (xrw) : ORIGIN = 0x20000000, LENGTH = 80K
/* see STM32L1 Reference Manual (31.2 Unique device ID registers (96 bits))
* Base address:
* - 0x1FF80050 for Cat.1 and Cat.2 devices
* - 0x1FF800D0 for Cat.3, Cat.4, Cat.5 and Cat.6 devices
*/
cpuid (r) : ORIGIN = 0x1ff800d0, LENGTH = 12
}
_cpuid_address = ORIGIN(cpuid);
INCLUDE cortexm_base.ld

4
cpu/stm32l1/periph/cpuid.c
View File

@ -20,11 +20,11 @@
#include "periph/cpuid.h"
#define STM32L1_CPUID_ADDR (0x1ff800d0)
extern volatile uint32_t _cpuid_address[3];
void cpuid_get(void *id)
{
memcpy(id, (void *)(STM32L1_CPUID_ADDR), CPUID_ID_LEN);
memcpy(id, (void *)(&_cpuid_address), CPUID_ID_LEN);
}
/** @} */