RIOT-OS/RIOT
RIOT-OS/RIOT
1
0
Fork 0
mirror of https://github.com/RIOT-OS/RIOT.git synced 2025-01-18 12:52:44 +01:00
Code Releases Activity

cpu/stm32: enable power overdrive on f4 and f7

Browse Source 
This is only enabled if the HCLK clock is above 168MHz on F4 and 180MHz on f7
This commit is contained in:
Alexandre Abadie 2020-10-13 22:03:25 +02:00
parent d5b89a5795
commit 044acf1175
No known key found for this signature in database
GPG Key ID: 1C919A403CAE1405
1 changed files with 19 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

19
cpu/stm32/stmclk/stmclk_f2f4f7.c
View File

@ -479,6 +479,25 @@ void stmclk_init_sysclk(void)
/* Flash config */ /* Flash config */
FLASH->ACR = FLASH_ACR_CONFIG; FLASH->ACR = FLASH_ACR_CONFIG;
/* Enable Over-Drive if HCLK > 168MHz on F4 or HCLK > 180MHz on F7 */
#if defined(CPU_FAM_STM32F4) && defined(PWR_CR_ODEN)
if (CLOCK_AHB > MHZ(168)) {
PWR->CR |= PWR_CR_ODEN;
while (!(PWR->CSR & PWR_CSR_ODRDY)) {}
PWR->CR |= PWR_CR_ODSWEN;
while (!(PWR->CSR & PWR_CSR_ODSWRDY)) {}
}
#endif
#if defined(CPU_FAM_STM32F7)
if (CLOCK_AHB > MHZ(180)) {
PWR->CR1 |= PWR_CR1_ODEN;
while (!(PWR->CSR1 & PWR_CSR1_ODRDY)) {}
PWR->CR1 |= PWR_CR1_ODSWEN;
while (!(PWR->CSR1 & PWR_CSR1_ODSWRDY)) {}
}
#endif
/* disable all active clocks except HSI -> resets the clk configuration */ /* disable all active clocks except HSI -> resets the clk configuration */
RCC->CR = (RCC_CR_HSION | RCC_CR_HSITRIM_4); RCC->CR = (RCC_CR_HSION | RCC_CR_HSITRIM_4);