2014-03-26 18:13:43 +01:00
|
|
|
/*
|
2015-05-18 18:47:17 +02:00
|
|
|
* Copyright (C) 2014-2015 Freie Universität Berlin
|
2014-03-26 18:13:43 +01:00
|
|
|
*
|
2014-08-23 15:43:13 +02:00
|
|
|
* This file is subject to the terms and conditions of the GNU Lesser
|
|
|
|
* General Public License v2.1. See the file LICENSE in the top level
|
|
|
|
* directory for more details.
|
2014-03-26 18:13:43 +01:00
|
|
|
*/
|
|
|
|
|
|
|
|
/**
|
2015-05-18 18:47:17 +02:00
|
|
|
* @defgroup cpu_cortexm_common ARM Cortex-M common
|
2015-01-14 12:40:07 +01:00
|
|
|
* @ingroup cpu
|
2015-05-18 18:47:17 +02:00
|
|
|
* @brief Common implementations and headers for Cortex-M family based
|
|
|
|
* micro-controllers
|
2014-03-26 18:13:43 +01:00
|
|
|
* @{
|
|
|
|
*
|
2014-10-21 16:52:30 +02:00
|
|
|
* @file
|
2015-05-18 18:47:17 +02:00
|
|
|
* @brief Basic definitions for the Cortex-M common module
|
2014-03-26 18:13:43 +01:00
|
|
|
*
|
2015-05-18 18:47:17 +02:00
|
|
|
* When ever you want to do something hardware related, that is accessing MCUs
|
|
|
|
* registers, just include this file. It will then make sure that the MCU
|
|
|
|
* specific headers are included.
|
2014-03-26 18:13:43 +01:00
|
|
|
*
|
|
|
|
* @author Stefan Pfeiffer <stefan.pfeiffer@fu-berlin.de>
|
|
|
|
* @author Hauke Petersen <hauke.petersen@fu-berlin.de>
|
2015-04-28 22:57:56 +02:00
|
|
|
* @author Joakim Gebart <joakim.gebart@eistec.se>
|
2014-03-26 18:13:43 +01:00
|
|
|
*/
|
|
|
|
|
2015-04-28 23:08:31 +02:00
|
|
|
#ifndef CORTEXM_COMMON_H_
|
|
|
|
#define CORTEXM_COMMON_H_
|
2014-03-26 18:13:43 +01:00
|
|
|
|
2015-04-28 22:57:56 +02:00
|
|
|
|
2015-05-22 14:31:23 +02:00
|
|
|
#include "cpu_conf.h"
|
2014-03-26 18:13:43 +01:00
|
|
|
|
|
|
|
/**
|
|
|
|
* TODO: remove once core was adjusted
|
|
|
|
*/
|
|
|
|
#include "irq.h"
|
2014-10-13 10:53:20 +02:00
|
|
|
|
|
|
|
#ifdef __cplusplus
|
|
|
|
extern "C" {
|
|
|
|
#endif
|
|
|
|
|
2015-05-26 16:45:34 +02:00
|
|
|
/**
|
|
|
|
* @brief Deprecated interrupt control function for backward compatibility
|
|
|
|
* @{
|
|
|
|
*/
|
2014-03-26 18:13:43 +01:00
|
|
|
#define eINT enableIRQ
|
|
|
|
#define dINT disableIRQ
|
2015-05-26 16:45:34 +02:00
|
|
|
/** @} */
|
2014-03-26 18:13:43 +01:00
|
|
|
|
|
|
|
/**
|
2015-05-18 18:47:17 +02:00
|
|
|
* @brief Some members of the Cortex-M family have architecture specific atomic
|
|
|
|
* operations in atomic_arch.c
|
|
|
|
*/
|
|
|
|
#if defined(CPU_ARCH_CORTEX_M3) || defined(CPU_ARCH_CORTEX_M4) || \
|
|
|
|
defined(CPU_ARCH_CORTEX_M4F)
|
|
|
|
#define ARCH_HAS_ATOMIC_COMPARE_AND_SWAP 1
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @brief Initialization of the CPU
|
2014-03-26 18:13:43 +01:00
|
|
|
*/
|
|
|
|
void cpu_init(void);
|
|
|
|
|
2014-10-13 10:53:20 +02:00
|
|
|
#ifdef __cplusplus
|
|
|
|
}
|
|
|
|
#endif
|
2014-03-26 18:13:43 +01:00
|
|
|
|
2015-04-28 23:08:31 +02:00
|
|
|
#endif /* CORTEXM_COMMON_H_ */
|
2014-03-26 18:13:43 +01:00
|
|
|
/** @} */
|