mirror of
https://github.com/RIOT-OS/RIOT.git
synced 2024-12-29 04:50:03 +01:00
105 lines
2.2 KiB
C
105 lines
2.2 KiB
C
|
/*
|
||
|
|
* Copyright (C) 2018 Inria
|
||
|
|
*
|
||
|
|
* This file is subject to the terms and conditions of the GNU Lesser
|
||
|
|
* General Public License v2.1. See the file LICENSE in the top level
|
||
|
|
* directory for more details.
|
||
|
|
*/
|
||
|
|
|
||
|
|
/**
|
||
|
|
* @ingroup boards_stm32f429i-disc1
|
||
|
|
* @{
|
||
|
|
*
|
||
|
|
* @file
|
||
|
|
* @name Peripheral MCU configuration for the STM32F429I-DISC1 board
|
||
|
|
*
|
||
|
|
* @author Alexandre Abadie <alexandre.abadie@inria.fr>
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef PERIPH_CONF_H
|
||
|
|
#define PERIPH_CONF_H
|
||
|
|
|
||
|
|
#include "periph_cpu.h"
|
||
|
|
#include "f4/cfg_clock_168_8_1.h"
|
||
|
|
#include "cfg_spi_divtable.h"
|
||
|
|
|
||
|
|
#ifdef __cplusplus
|
||
|
|
extern "C" {
|
||
|
|
#endif
|
||
|
|
|
||
|
|
/**
|
||
|
|
* @name Timer configuration
|
||
|
|
* @{
|
||
|
|
*/
|
||
|
|
static const timer_conf_t timer_config[] = {
|
||
|
|
{
|
||
|
|
.dev = TIM5,
|
||
|
|
.max = 0xffffffff,
|
||
|
|
.rcc_mask = RCC_APB1ENR_TIM5EN,
|
||
|
|
.bus = APB1,
|
||
|
|
.irqn = TIM5_IRQn
|
||
|
|
}
|
||
|
|
};
|
||
|
|
|
||
|
|
#define TIMER_0_ISR isr_tim5
|
||
|
|
|
||
|
|
#define TIMER_NUMOF (sizeof(timer_config) / sizeof(timer_config[0]))
|
||
|
|
/** @} */
|
||
|
|
|
||
|
|
/**
|
||
|
|
* @name UART configuration
|
||
|
|
* @{
|
||
|
|
*/
|
||
|
|
static const uart_conf_t uart_config[] = {
|
||
|
|
{
|
||
|
|
.dev = USART1,
|
||
|
|
.rcc_mask = RCC_APB2ENR_USART1EN,
|
||
|
|
.rx_pin = GPIO_PIN(PORT_A, 10),
|
||
|
|
.tx_pin = GPIO_PIN(PORT_A, 9),
|
||
|
|
.rx_af = GPIO_AF7,
|
||
|
|
.tx_af = GPIO_AF7,
|
||
|
|
.bus = APB2,
|
||
|
|
.irqn = USART1_IRQn,
|
||
|
|
#ifdef UART_USE_DMA
|
||
|
|
.dma_stream = 6,
|
||
|
|
.dma_chan = 4
|
||
|
|
#endif
|
||
|
|
}
|
||
|
|
};
|
||
|
|
|
||
|
|
#define UART_0_ISR (isr_usart1)
|
||
|
|
#define UART_0_DMA_ISR (isr_dma1_stream6)
|
||
|
|
|
||
|
|
#define UART_NUMOF (sizeof(uart_config) / sizeof(uart_config[0]))
|
||
|
|
/** @} */
|
||
|
|
|
||
|
|
/**
|
||
|
|
* @name SPI configuration
|
||
|
|
*
|
||
|
|
* @note The spi_divtable is auto-generated from
|
||
|
|
* `cpu/stm32_common/dist/spi_divtable/spi_divtable.c`
|
||
|
|
* @{
|
||
|
|
*/
|
||
|
|
static const spi_conf_t spi_config[] = {
|
||
|
|
{
|
||
|
|
.dev = SPI5,
|
||
|
|
.mosi_pin = GPIO_PIN(PORT_F, 9),
|
||
|
|
.miso_pin = GPIO_PIN(PORT_F, 8),
|
||
|
|
.sclk_pin = GPIO_PIN(PORT_F, 7),
|
||
|
|
.cs_pin = GPIO_UNDEF,
|
||
|
|
.af = GPIO_AF5,
|
||
|
|
.rccmask = RCC_APB2ENR_SPI5EN,
|
||
|
|
.apbbus = APB2
|
||
|
|
}
|
||
|
|
};
|
||
|
|
|
||
|
|
#define SPI_NUMOF (sizeof(spi_config) / sizeof(spi_config[0]))
|
||
|
|
/** @} */
|
||
|
|
|
||
|
|
#ifdef __cplusplus
|
||
|
|
}
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#endif /* PERIPH_CONF_H */
|
||
|
|
/** @} */
|